

### JUMPERS AND STUFF

REF	TYPE	DESCRIPTION	PAGE
JP1	BLOB	KEYBOARD RESET	7
JP2	BLOB	CO VS. 08 ADDRESS MAP	2
JP3	BLOB	EXPANSION RAS SELECT	3
JP4	BLOB	BYPASS 2M-BYTE DECODER	3
JP7	BLOB	EXPANSION/TICK OPTION	6,8
JP8	BLOB	LIGHT PEN PORT SELECT	5
JP9	BLOB	ON-BOARD RTC BYPASS	8
JP10	BLOB	RS232 AUDIO I/O CUTOFF	5
JP11	BLOB	TTL VS RS170 COMP SYNC	4

### CONNECTORS

REF	TYPE	DESCRIPTION	PAGE
CN1	DB9P	MOUSE/JOYSTICK 1	5
CN2	DB9P	MOUSE/JOYSTICK 2	5
CN3	RCA-J	RIGHT AUDIO OUTPUT	5
CN4	RCA-J	LEFT AUDIO OUTPUT	5
CN5	DB25S	EXTERNAL FLOPPY	7
CN6	DB25P	RS232 SERIAL PORT	6
CN7	DB25S	PARALLEL PRINTER PORT	6
CN8	SO DIN	POWER SUPPLY CONNECTOR	10
CN9	DB23P	VIDEO OUTPUT	4
CN10	RCA-J	COMPOSITE VIDEO	4
CN11	DIL-34	INTERNAL FLOPPY SIGNAL	7
CN12	SIL-4	INTERNAL FLOPPY POWER	7
CN13	SIL-8	KEYBOARD CONNECTOR	7
P1	EDGE86	EXPANSION CONNECTOR	9
P9	RA-56H	MEM. EXP. MAIN-BOARD	8

### REVISION HISTORY

REV	DESCRIPTION	DATE	APRVL	MANAGER
-	FOR OLDER REVISION 3/5 BOARD			
	SEE SCHEMATIC 312511-01			
-	FOR OLDER REVISION 6A/7 BOARD			
	SEE SCHEMATIC 312007-01			
0	PCB R&B ENGINEERING PROTOTYPE	04/13/91	GRR	
1	PCB R&B ADVANCED ENGINEERING RELEASE	06/20/91	GRR	<i>GRR</i>

### SIGNAL GLOSSARY


SIGNAL	DESCRIPTION (AREA)	PAGES
28MHZ	28.63636 MHZ MASTER CLOCK	2
7MHZ	7.15909 MHZ PROCESSOR CLOCK	2,4,9,10
A[23:1]	PROCESSOR ADDRESS BUS (68000)	2,6,8,9
ACK	DATA ACKNOWLEDGE (PARALLEL PORT)	6
AS	ADDRESS STROBE (68000)	2,9
AUDIN	AUDIO INPUT (RS232 PORT)	5,6
AUDOUT	AUDIO OUTPUT (RS232 JACK)	5,6
BEER	BUS ERROR (68000)	2,9
BG	BUS GRANT (68000)	2,9
BGACK	BUS GRANT ACKNOWLEDGE (68000)	2,9
BLISS	BLITTER SLOWDOWN (CHIPS)	2
BLIT	CHIP MEMORY ACCESS (CHIPS)	2
BR	BUS REQUEST (68000)	2,9
BUSY	DEVICE BUSY (PARALLEL PORT)	6
CASL/U	COLUMN ADDRESS STROBE (DRAM)	2,3
CCK/CCKQ	COLOR CLOCK / QUADRATURE (CHIPS)	2-5,9,10
CDAC	7.15909 MHZ QUADRATURE CLOCK (CHIPS)	2,4,9,10
CHNG	MEDIA CHANGE (FLOPPY)	6,7
CLKRD/WR	READ-TIME CLOCK READ / WRITE (RTC)	2,8
COMP	MONOCHROME COMPOSITE VIDEO (VIDEO)	4
CSYNC	COMPOSITE SYNC (VIDEO)	2,4
CIS	CLEAR TO SEND (RS232 PORT)	6
D[15:0]	PROCESSOR DATA BUS (68000)	2,6,8,9
DIR	STEP DIRECTION (FLOPPY)	6,7
DKRD	DISK READ DATA (FLOPPY)	5,7
DKWD	DISK WRITE DATA (FLOPPY)	5,7
DKWE	DISK WRITE ENABLE (FLOPPY)	5,7
DMAL	CHIP DMA REQUEST LINE (CHIPS)	2,5
DR[8:0]	DRAM ADDRESS BUS (DRAM)	2,3
DRD[15:0]	DRAM DATA BUS (DRAM)	2-5,8,9
DSR	DATA SET READY (RS232 PORT)	6
DTACK	DATA TRANSFER ACKNOWLEDGE (68000)	2,9
DTR	DATA TERMINAL READY (RS232 PORT)	6
E	PERIPHERAL ENABLE CLOCK (68000)	2,6,9
EXTICK	EXPANSION PRESENT / RTC TICK	2,6,8,9
FC[2:0]	FUNCTION CODE (68000)	2,9
FIREQ/I	FIRE BUTTON O/I (JOYSTICKS)	5,6
HLT	PROCESSOR HALT (68000)	2,9
HSYNC	HORIZONTAL SYNC (VIDEO)	2,4,6
INDEX	INDEX PULSE (FLOPPY)	6,7
INT[2,3,6]	INTERRUPT REQUEST (CHIPS)	2,5,6,9
IDRESET	I/O RESET	6,7,9
IPL[2:0]	INTERRUPT PRIORITY LEVEL (68000)	2,5,9
KBCLOCK	KEYBOARD CLOCK (KEYBOARD)	6,7
KBDATA	KEYBOARD DATA (KEYBOARD)	6,7
KBRESET	KEYBOARD RESET (KEYBOARD)	7
LDS/UDS	UPPER / LOWER DATA STROBES (68000)	2,9
LED	POWER ON LED / AUDIO FILTER DISABLE	5,6,7
LEFT/RIGHT	LEFT RIGHT AUDIO (AUDIO)	5

SIGNAL	DESCRIPTION (AREA)	PAGES
LPEN	LIGHT PEN TRIGGER (JOYSTICKS)	2,5
MTR	MOTOR ON (FLOPPY)	6,7
MTRQ	MOTOR ON - DRIVE 0 (FLOPPY)	7
MOV/MQH	MOUSE 0 QUADRATURE V/H (JOYSTICKS)	4,5
MIV/MIH	MOUSE 1 QUADRATURE V/H (JOYSTICKS)	4,5
OVL	OVERLAY ROM OVER RAM	2,6,9
OVR	OVERRIDE SYSTEM DECODING	2,9
PIXFLSW	GENLOCK PIXEL SWITCH (VIDEO)	4
POT0X/OY	POT LINES 0 X/Y (JOYSTICKS)	5
POT1X/IY	POT LINES 1 X/Y (JOYSTICKS)	5
POUT	PAPER OUT (PARALLEL PORT)	6
PPD[7:0]	PARALLEL PORT DATA (PARALLEL PORT)	6
RAMEN	RAM ENABLE (CHIPS)	2
REGEN	CHIP REGISTER ENABLE (CHIPS)	2
RASQ/I	ROW ADDRESS STROBE (DRAM)	2,3
RDY	DRIVE READY (FLOPPY)	6,7
RESET	GENERAL RESET	6,9
RGA[8:1]	REGISTER ADDRESS BUS (CHIPS)	2,4,5
R/G/B	RED / GREEN / BLUE (VIDEO)	4
RI	RING INDICATE (RS232 PORT)	6
ROMEN	ROM ENABLE (ROM)	2,8
RTS	REQUEST TO SEND (RS232 PORT)	6
RST	PROCESSOR RESET (68000)	2,5,9
RXD	RECEIVE DATA (RS232 PORT)	5,6
RW	PROCESSOR READ/WRITE (68000)	2,6,9
SEL	SELECT (PARALLEL PORT)	6
SEL[3:0]	DRIVE SELECT (FLOPPY)	6,7
SIDE	SIDE SELECT (FLOPPY)	6,7
STEP	STEP IN/OUT COMMAND (FLOPPY)	6,7
TRKD	TRACK ZERO SENSE (FLOPPY)	6,7
TXD	TRANSMIT DATA (RS232 PORT)	5,6
VMA	VALID MEMORY ADDRESS (68000)	2,9
VPA	VALID PERIPHERAL ADDRESS (68000)	2,9
VSYNC	VERTICAL SYNC (VIDEO)	2,4,6
WE	WRITE ENABLE (DRAM)	2,3
WPRDT	WRITE PROTECT SENSE (FLOPPY)	6,7
XCLK	EXTERNAL GENLOCK CLOCK (VIDEO)	2,4
XCLKEN	EXTERNAL CLOCK ENABLE (VIDEO)	2,4,9
XRDY	EXTERNAL DATA READY	2,9

### KEY COMPONENTS

REF	CHIP	DESCRIPTION	PAGE
U1	68000	68000 PROCESSOR, 8MHZ	2
U2	8375	AGNUS HR	2
U3	8364	PAULA	5
U4	8373	DENISE HR	4
	8362	DENISE	OBS
U5	5719	GARY	2,7
U6	ASST	ROM 256KX16, 200 NS	8
U7-8	8520	AMIGA VIA, 1 MHZ	6
U9	6242	REAL TIME CLOCK	8
U14	LF347	BIMOS OP-AMP	5
	TL084	BIMOS OP-AMP	ALT
U38	1488	EIA LINE DRIVER	6
U39	1489	EIA LINE RECEIVER	6
U42	NE555	TIMER	7
U16-19	ASST	DRAM 256KX4, 120 NS	3
U20-23	ASST	DRAM 256KX4, 120 NS	3
X1	OSC	TTL 28.63636 MHZ NTSC	2
	OSC	TTL 28.37512 MHZ PAL	ALT
HY1	ASST	VIDEO HYBRID	4

NOTE: VARIOUS COMPONENTS ARE FOR EMI CONTROL AND MAY BE LOADED WITH FUNNY THINGS...




NOTE: PAL USES 28.37516 MHZ



DRD(15:0) 2,4,5,8,9

DRA(9:0) 2

BDRA(9:0)



RAM



JP3

JP4A


JP4B

NOTE: JP4 BYPASSES U32 FOR 512K SYSTEM  
JP3 SWAPS UPPER AND LOWER RAM BANKS



NOTE: U20-23, U32 NOT LOADED FOR 512K SYSTEM

SPARE

RP201 1 68





# VIDEO POWER




NOTE: R409 CONTROLS COMPOSITE OUTPUT LEVEL FOR 390229-01 HYBRID.



# AUDIO POWER



NOTE: COMPONENTS DESIGNATED AS EXXX MAY BE LOADED WITH EMI FILTERS, FERRITE BEADS OR RESISTORS!



MOUSE/JOYSTICK PORTS




AUDIO FILTERS

NOTE: LED OFF. FILTERS BYPASSED




TODD: ANALYZE ANALOG

NOTE: GROUND INTERCONNECTION NEAR AUDIO JACKS





NOTE: E501-503 ARE LOADED WITH 47 OHM 1/2 W RESISTORS


# FLOPPY LOGIC



## KEYBOARD CONNECTOR




## POWER UP RESET




## IDE POWER


## FLOPPY POWER



## EXTERNAL FLOPPY




## DECOUPLING




NOTE: SOME DRIVES ARE +5 ONLY...


# MEMORY EXPANSION



# REAL TIME POWER



# REAL TIME CLOCK



SPARE


VCC  
 RP101  
 14.7K  
 12V

NOTE: ONLY 4/8 M-BIT ROM USES PIN 1 AND 42




# EXPANSION BUS TERMINATION AND PULLUPS


## EXPANSION BUS



## BUFFERED RESETS




## CLOCK DISTRIBUTION




NOTE: RP105-RP111 ARE OPTIONAL INTERNAL BUS TERMINATION, AND ARE NOT NORMALLY LOADED.

# POWER INPUT




NOTE: HEAVY LINES INDICATE A SINGLE POINT CONNECTION


# FCC GOOBERS




# GROUNDING HOLES, & C.



# DECOUPLING



# SPARES



## JUMPERS AND STUFF

REF	TYPE	DESCRIPTION	PAGE
JP1	BLOB	MEMORY EXPANSION SENSE	3
JP2	BLOB	REFRESH KLUDGE BYPASS	2
JP3	BLOB	EXPANSION RAS SELECT	2
JP9	BLOB	RTC SELECT DISABLE	3

## CONNECTORS

REF	TYPE	DESCRIPTION	PAGE
J9		56-RAF MEM. EXP. MAIN-BOARD	3

## REVISION HISTORY

REV	DESCRIPTION	DATE	APRVL	MANAGER
-	FOR OLDER REVISION 3/5 BOARDS			
	SEE SCHEMATIC 312511-01			
-	FOR OLDER REVISION 6C BOARDS			
	SEE SCHEMATIC 312988-01			
0	PCB A501+ R8 ENGINEERING PROTOTYPE	06/18/91	GRR	
1	ADVANCE ENGINEERING RELEASE	7/19/91	GRR	G.A.S.

## SIGNAL GLOSSARY

SIGNAL	DESCRIPTION (AREA)	PAGES
A[23:1]	PROCESSOR ADDRESS BUS (68000)	3
D[15:0]	PROCESSOR DATA BUS (68000)	3
CASL/U	COLUMN ADDRESS STROBE (DRAM)	2,3
CCK/CCKQ	COLOR CLOCK / QUADRATURE (CHIPS)	3
CLKRD/WR	REAL TIME CLOCK READ / WRITE (RTC)	3
CLKCS	REAL TIME CLOCK CHIP SELECT (RTC)	3
ORA[8:0]	DRAM ADDRESS BUS (DRAM)	2,3
ORD[15:0]	DRAM DATA BUS (DRAM)	2,3
RASQ/I	ROW ADDRESS STROBE (DRAM)	2,3


## KEY COMPONENTS

REF	CHIP	DESCRIPTION	PAGE
U1-U4	ASST	DRAM 256KX4, 120 NS	3
U5-U8	ASST	DRAM 256KX4, 120 NS	3
U9	6242	REAL TIME CLOCK	8
			5

XDRD(15:0)


\_XDRA(8:0)

DRAM




NOTE: U5-U8 ARE ONLY LOADED FOR A501+ CONFIGURATION  
 U11-U13 ARE ONLY LOADED FOR A501 COMPATIBILITY


U1-U4 ARE GENERIC 256K-BIT X 4 120 NS DRAM  
 C10 IS OPTIONAL A8/RAS SETUP TIME CONTROL  
 RP911,RP912 ARE OPTIONAL DRD TERMINATION  
 TP9 IS CLOCK CALENDAR FREQUENCY TEST POINT




# MEMORY EXPANSION




# OPTIONAL TERMINATION




# REAL TIME CLOCK



# MOUNTING TABS



# REAL TIME POWER



# DECOUPLING

NOTE: REAL TIME CLOCK COMPONENTS ARE ONLY LOADED FOR A501 COMPATIBILITY