

KINGSTON
REV 1.01
FAB G RETAIL

PAGE CONTENTS

[1]	COVER PAGE
[2]	SOC: PCIEX,CLOCKS,VIDEO
[3]	SOC: POWER: MEMIO,CPUCORE,NBCORE,MISC
[4]	SOC: POWER: V_GFXCORE,VSS
[5]	SOC: MEMORY PARTITION C & D
[6]	SOC: MEMORY PARTITION A & B
[7]	SOC: VSS, SPARE
[8]	SOC: DEBUG, SB SIGNALS
[9]	SOC: DECOUPLING
[10]	SOC: DECOUPLING
[11]	SOC: DECOUPLING
[12]	MEMORY: CHANNEL D
[13]	MEMORY: CHANNEL D
[14]	MEMORY: CHANNEL D, DECOUPLING & TERMINATION
[15]	MEMORY: CHANNEL C
[16]	MEMORY: CHANNEL C
[17]	MEMORY: CHANNEL C, DECOUPLING & TERMINATION
[18]	MEMORY: CHANNEL B
[19]	MEMORY: CHANNEL B
[20]	MEMORY: CHANNEL B, DECOUPLING & TERMINATION
[21]	MEMORY: CHANNEL A
[22]	MEMORY: CHANNEL A
[23]	MEMORY: CHANNEL A, DECOUPLING & TERMINATION
[24]	KIC: USB
[25]	KIC: PCIEX, SATA, VIDEO
[26]	KIC: SMC
[27]	KIC: FACET
[28]	KIC: POWER
[29]	KIC: CLOCKS, STRAPPING, POR
[30]	KIC: POWER
[31]	KIC: DECOUPLING
[32]	ETHERNET CONTROLLER
[33]	EMMC
[34]	CONN: RJ45,TOSLINK
[35]	CONN: USB (FRONT & REAR)
[36]	CONN: WIFI
[37]	CONN: HDMI IN
[38]	CONN: HDMI OUT
[39]	CONN: HDMI SUPPORT
[40]	CONN: ODD & HDD
[41]	CONN: FRONT PANEL, FAN, AUDIO
[42]	CONN: POWER
[43]	VREGS: INPUT & OUTPUT FILTERS
[44]	VREGS: CPUCORE
[45]	VREGS: GFXCORE
[46]	VREGS: GFXCORE OUTPUT PHASE 1 & 2
[47]	VREGS: CPUCORE OUTPUT PHASE

[48]	VREGS: VTT TERMINATION
[49]	VREGS: NBCORE
[50]	VREGS: MEMIO
[51]	VREGS: V5P0
[52]	VREGS: V3P3, VSOC1P8
[53]	VREGS: VSOCPHY/VFUSE
[54]	VREGS: V_SB1P8, V_SB1P1
[55]	VREGS: V3P3 STANDBY
[56]	VREGS: V1P1 STANDBY, V1P8 STANDBY
[57]	STANDBY GATES
[58]	IR BLASTER
[59]	I2C
[60]	MARGIN: SOCPHY,SOC1P8,MEMIO,NBCORE
[61]	V_BAT
[62]	MONITOR: NBCORE, MEMIO
[63]	MONITOR: VSOC1P8, VSOCPHY
[64]	MONITOR: V12P0
[65]	CONN: FACET BOARD
[66]	CONN: SWITCHES
[67]	CONN: HDT
[68]	DEBUG: V_BURN
[69]	DEBUG: VR HEADERS & TEST POINTS
[70]	DEBUG: CONNECTORS
[71]	LABELS AND MOUNTING
[72]	BOM DEFINITIONS

- RULES: (APPLIED WHEN POSSIBLE)
1. MSB TO LSB IS TOP TO BOTTOM
 2. WHEN POSSIBLE: INPUTS ON LEFT, OUTPUTS ON RIGHT
 3. ORDER OF PAGES=CHIP INTERFACES, TERMINATION, POWER, DECOUPLING
 4. AVOID USING OFF PAGE CONNECTORS FOR ON PAGE CONNECTIONS
 5. LANED SIGNALS ARE GROUPED ON SYMBOLS
 6. TRANSMITTER NAME USED AS PREFIX WITH RX AND TX CONNECTIONS
 7. SUFFIX V IS USED FOR VOLTAGE RAIL SIGNAL NAMES
 8. SUFFIX DP AND DN ARE USED FOR DIFFERENTIAL PAIRS
 9. UNNAMED NETS ARE NAMED WITH /2 TEXT SIZE
 10. SUFFIX N FOR ACTIVE LOW OR N JUNCTION
 12. SUFFIX P FOR P JUNCTION
 13. SUFFIX EN FOR ENABLE
 14. 'CLK' FOR CLOCKS, 'RST' FOR RESETS
 15. PWRGD FOR POWER GOOD
 16. REV AND FAB ARE SET USING CUSTOM VARIABLES
- TOOLS>OPTIONS>VARIABLES




Mon Jan 18 12:03:57 2016

MICROSOFT CONFIDENTIAL	PROJECT NAME Kingston	PAGE 1/72	CSA PAGE 1/72	FAB G	VER 1.01
---------------------------	--------------------------	--------------	---------------------	----------	-------------

PLANNING

SOC:PCIEX,CLOCKS,VIDEO


NOTES:
 1.TO SUPPORT A PCIE WIFI INTERFACE (J3C1), POPULATE C6P6 AND C6P7
 2.SEE PAGE 32 FOR 100MHZ CLOCK ROUTING INFORMATION




DVI PCB ROUTING ORDERING	DP PCB ROUTING ORDERING	PIN NAME
TMDS CLOCK -	DP LANE 3 -	DP0_TX3_N
TMDS CLOCK +	DP LANE 3 +	DP0_TX3_P
TMDS DATA0 -	DP LANE 2 -	DP0_TX2_N
TMDS DATA0 +	DP LANE 2 +	DP0_TX2_P
TMDS DATA1 -	DP LANE 1 -	DP0_TX1_N
TMDS DATA1 +	DP LANE 1 +	DP0_TX1_P
TMDS DATA2 -	DP LANE 0 -	DP0_TX0_N
TMDS DATA2 +	DP LANE 0 +	DP0_TX0_P

MS_PART#	MATL	REF_DES	DESCR.	BOM PROPERTY
X941293-001	IC	U7E1	ARLENE, TSMC, SHINKO, SPIL, AND PENANG, TYPICAL, 79M TDP+, AG, AKA ROUTE	ARLENE_SOC_R1
X941294-001	IC	U7E1	ARLENE, TSMC, IBIDEN, SPIL, AND PENANG, TYPICAL, 79M TDP+, AG, AKA ROUTE	ARLENE_SOC_R2
X941295-001	IC	U7E1	ARLENE, TSMC, UMC, SPIL, AND PENANG, TYPICAL, 79M TDP+, AG, AKA ROUTE	ARLENE_SOC_R3
X941296-001	IC	U7E1	ARLENE, TSMC, NOT DEFINED, SPIL, AND PENANG, FF, 79M TDP+, AG	ARLENE_SOC_FF
X941297-001	IC	U7E1	ARLENE, TSMC, NOT DEFINED, SPIL, AND PENANG, FS, 79M TDP+, AG	ARLENE_SOC_FS
X941298-001	IC	U7E1	ARLENE, TSMC, NOT DEFINED, SPIL, AND PENANG, SF, 79M TDP+, AG	ARLENE_SOC_SF
X941299-001	IC	U7E1	ARLENE, TSMC, NOT DEFINED, SPIL, AND PENANG, SS, 79M TDP+, AG	ARLENE_SOC_SS


SOC: POWER: MEMIO, MEMCORE, CPUCORE, NBCORE, MISC



SOC: POWER: V_GFXCORE, VSS



SOC: MEMORY PARTITION C & D




X887732-001 BGA1443

X887732-001

MICROSOFT CONFIDENTIAL	PROJECT NAME Kingston	PAGE 5/72	CSA PAGE 5/72	FAB G	VER 1.01
---------------------------	--------------------------	--------------	---------------------	----------	-------------

SOC: MEMORY PARTITION A & B



X887732-001


BGA1443

X887732-001

BGA1443


MICROSOFT CONFIDENTIAL	PROJECT NAME Kingston	PAGE 6/72	CSA PAGE 6/72	FAB G	VER 1.01
---------------------------	--------------------------	--------------	---------------------	----------	-------------

SOC: VSS, SPARE



RL Network


SOC: DEBUG, SB SIGNALS



SOC : DECOUPLING

V_GFXCORE 29 0805 22UF

V_GFXCORE 44 0805 10UF







SOC: DECOUPLING

V_CPUCORE 12 0805 22UF
18 0805 10UF

V_SOCPHY

V_NBCORE

V_NBCORE




MID PLANE CAPACITORS

CAPACITORS UNDER SOC







RL Network

SOC: DECOUPLING





RL Network




MEMORY: CHANNEL D








MEMORY: CHANNEL D





MEMORY: CHANNEL D, DECOUPLING & TERMINATION



MS_PART#	MATL	REF_DES	DESCR.	BOM PROPERTY
X903915-001	IC	U9C1,U8C5,U8C4,U8C3,U7C2,U7C1,U6D2,U6D3	MEM_SM,4GB,DDR3,E-DIE,20NM,2133MHZ,96PFGA,K4W4G1646E-BC1A,TYP,SAMSUNG	DDR_SAMSUNG
X903915-001	IC	U9F5,U8F3,U8F2,U8F1,U7F2,U7F1,U6E5,U6E3	MEM_SM,4GB,DDR3,E-DIE,20NM,2133MHZ,96PFGA,K4W4G1646E-BC1A,TYP,SAMSUNG	DDR_SAMSUNG
X903814-001	IC	U9C1,U8C5,U8C4,U8C3,U7C2,U7C1,U6D2,U6D3	MEM_SM,4GB,DDR3,POLARIS,25NM,2133MHZ,P8DA96,H5TQ4G63CPR-TEC,TYP,HYNIX	DDR_HYNIX_25NM
X903814-001	IC	U9F5,U8F3,U8F2,U8F1,U7F2,U7F1,U6E5,U6E3	MEM_SM,4GB,DDR3,POLARIS,25NM,2133MHZ,P8DA96,H5TQ4G63CPR-TEC,TYP,HYNIX	DDR_HYNIX_25NM
X945095-001	IC	U9C1,U8C5,U8C4,U8C3,U7C2,U7C1,U6D2,U6D3	MEM_SM,4GB,256X16,DDR3,96 PFGA,NT5CB256M16DP-PL,TYP	DDR_NANYA_30NM
X945095-001	IC	U9F5,U8F3,U8F2,U8F1,U7F2,U7F1,U6E5,U6E3	MEM_SM,4GB,256X16,DDR3,96 PFGA,NT5CB256M16DP-PL,TYP	DDR_NANYA_30NM




MEMORY: CHANNEL C









MICROSOFT CONFIDENTIAL	PROJECT NAME Kingston	PAGE 15/72	CSA PAGE 15/72	FAB G	VER 1.01
---------------------------	--------------------------	---------------	----------------------	----------	-------------


MEMORY: CHANNEL C





MEMORY: CHANNEL C, DECOUPLING & TERMINATION









MEMORY: CHANNEL B




MEMORY: CHANNEL B




MEMORY: CHANNEL B, DECOUPLING & TERMINATION




MEMORY: CHANNEL A



MEMORY: CHANNEL A




MEMORY: CHANNEL A, DECOUPLING & TERMINATION



MICROSOFT	PROJECT NAME	PAGE	CSA	FAB	VER
CONFIDENTIAL	Kingston	23/72	PAGE	G	1.01

KIC: USB



REAR 0

REAR 1

NOT USED

FRONT

NOT USED

WIFI

REAR 0

REAR 1


NOT USED

FRONT

FRONT PANEL ACC

NOT USED

USBA_D2_AMOUNT	AA5	USBA_D2_AMOUNT	1	DB6R2
USBA_D1_AMOUNT	AE6	USBA_D1_AMOUNT	1	DB4D7
USBA_D0_AMOUNT	AC11	USBA_D0_AMOUNT	1	DB4E3
USBB_D2_AMOUNT	R5	USBB_D2_AMOUNT	1	DB5R2
USBB_D1_AMOUNT	AD5	USBB_D1_AMOUNT	1	DB4D12
USBB_D0_AMOUNT	AF4	USBB_D0_AMOUNT	1	DB4D13
USBC_D1_AMOUNT	W5	USBC_D1_AMOUNT	1	DB6R1
USBC_D0_AMOUNT	AC5	USBC_D0_AMOUNT	1	DB6R3
USBD_D0_AMOUNT	AE9	USBD_D0_AMOUNT	1	DB4E2



X861949-001 BGA515

MICROSOFT CONFIDENTIAL	PROJECT NAME Kingston	PAGE 24/72	CSA PAGE 24/72	FAB G	VER 1.01
---------------------------	--------------------------	---------------	----------------------	----------	-------------

D

C

B

A

D

C


B

A

8 7 6 5 4 3 2 1


8 7 6 5 4 3 2 1

KIC: PCIE, SATA, VIDEO




PLACE C6R36 AS CLOSE AS POSSIBLE TO U4D2 PINS F10-F11

NOVAC BOARD DB'S KEEP FOR RETAIL




MICROSOFT CONFIDENTIAL	PROJECT NAME Kingston	PAGE 25/72	CSA PAGE 25/72	FAB G	VER 1.01
---------------------------	--------------------------	---------------	----------------------	----------	-------------

KIC: SMC




USED BY SMC IR BLASTER SOLUTION
 SMC_IR_BLAISTER_GPIO'S
 SMC_P1_GPIO1 > IR_SMC_BLAIST_OUT (TIMER 0)
 SMC_P0_GPIO6 > IR_MOD_TIMER_OUT (TIMER 1)
 SMC_P4_GPIO2 > IR_MOD_TIMER_IN (TIMER 2)

KIC: FACET




KIC: POWER



KIC: CLOCKS, STRAPPING, POR

SEE PAGE 32 FOR ADDITIONAL INFORMATION
100 MHZ CLOCK ENABLE AND ROUTING




ULTRA MINIATURE COAX
TO SMA CABLE ASSEMBLY
DIGIKEY PN: 931-1098-ND

MS_PART#	MATL	REF_DES	DESCR.	BOM PROPERTY
X861949-005	IC	U4D2	IC, KRAKEN SB, BGA515	KIC_RETAIL
X861949-003	IC	U4D2	IC, KRAKEN SB, BGA515	KIC_DEV

MICROSOFT CONFIDENTIAL	PROJECT NAME Kingston	PAGE 29/72	CSA PAGE 29/72	FAB G	VER 1.01
---------------------------	--------------------------	---------------	----------------------	----------	-------------


KIC: POWER

FET PREVENTS LEAKAGE THROUGH KRACKEN FROM STANDBY RAILS TO 3P3 RAIL




MICROSOFT CONFIDENTIAL	PROJECT NAME Kingston	PAGE 30/72	CSA PAGE 30/72	FAB G	VER 1.01
---------------------------	--------------------------	---------------	----------------------	----------	-------------

KIC: DECOUPLING



ETHERNET CONTROLLER




RED = 1 GBPS LINK
GREEN = 10 MBPS LINK
NO INDICATION FOR 100 MBPS LINK

LAYOUT: PLACE R6N2 AND R6P1
PIN 1 ON TOP OF EACH OTHER

SOFT START
NOM. VOLTAGE: 3.3V
MAX POWER: 570MW

- NOTES:
1. THE RTL8111HM IS CONFIGURED FROM REALTEK WITH EFUSE "ENABLE LAN DISABLE" MODE SET, WHICH PROVIDES DEFAULT SUPPORT FOR SIGNAL ENET_LPMODE_N. THIS FEATURE CAN BE OVERRIDDEN BY SOFTWARE
 2. TO SUPPORT A PCIE WIFI INTERFACE (J3C1), THE FOLLOWING BOM CHANGES ARE NEEDED:
 - A: POPULATE R4C23 AND R4C24, WHICH WILL SEND THE 100 MHZ CLOCK TO THE WIFI INTERFACE. IN ADDITION, IT IS CRITICAL THAT EACH LEG OF THE CLOCK BE TERMINATED AT THE FAR END INTO 50 OHMS.
 - B: ON PAGE 2, POPULATE AC COUPLING CAPS C6P6 AND C6P7
 - C: FOR PRELIMINARY DEVELOPMENT TESTING, NO OTHER BOM CHANGES ARE REQUIRED. THE ETHERNET CONTROLLER WILL MANAGE THE ENABLING OF THE 100 MHZ CLOCK.
 - D: FOR PRODUCTION RETAIL, ON PAGE 29 REMOVE R4B3 AND POPULATE R4C26. THIS CHANGE WILL REQUIRE MODIFIED SMC FIRMWARE TO EXPLICITLY ENABLE THE 100 MHZ CLOCK.





MICROSOFT CONFIDENTIAL	PROJECT NAME Kingston	PAGE 32/72	CSA PAGE 32/72	FAB G	VER 1.01
---------------------------	--------------------------	---------------	----------------------	----------	-------------



MS_PART#	MATL	REF_DES	DESCR.	BOM PROPERTY
X934261-001	IC	U3D1	MEM, SM, 8GB, EMMC, 15NM, THGBMFG6C1LBAILL	EMMC_TOSHIBA
X904693-001	IC	U3D1	MEM, SM, 8GB, EMMC, FLASH, 16NM, BGA153, KLM8G1GEND-B031, SAMSUNG	EMMC_SAMSUNG
X939723-001	IC	U3D1	MEM, SM, 8GB, 64GBX1, H26M41204HPR	EMMC_HYNIX_5P0
X800617-001	CH	R4E9, R4E13, R4E11, R4E17, R4E15, R4E21, R4E19, R4E23	RES-FXD, SM, 49.9 OHM 1%, 1/16W, 0402	EMMC_TOSHIBA, EMMC_SAMSUNG
X809936-001	CH	R4E9, R4E13, R4E11, R4E17, R4E15, R4E21, R4E19, R4E23	RES-FXD, SM, 100 OHM 1%, 1/16W, 0402	EMMC_HYNIX_5P0







SIGNALS ROUTED TO NC PINS FOR ESCAPE	
D7	PIN B6 ROUTED TO PIN C7, C8
D6	PIN B5 ROUTED TO PIN C5
D5	PIN B4 ROUTED TO PIN C3, D3
D4	PIN B3 ROUTED TO PIN A2
D3	PIN B2 ROUTED TO PIN C1
VDDI	PIN C2 ROUTED TO PIN D1
GND	PIN N2 ROUTED TO PIN M1

CONN: RJ45, TOSLINK



RL Network



CONN: USB (FRONT & REAR)




MS_PART#	MATL	REF_DES	DESCR.	BOM PROPERTY
X896164-004	CONN	J7A2, J6B1	CONN-USB, TH, 009, FEMALE, USB3-A, BLACK NI, KGS	USB_REAR_FOXC_BLACK
X896164-003	CONN	J7A2, J6B1	CONN-USB, SM, 009, FEMALE, USB3-A, PLAIN NI, KGS	USB_REAR_FOXC_PLAIN

MS_PART#	MATL	REF_DES	DESCR.	BOM PROPERTY
X896163-004	CONN	J3F2	CONN-USB, TH, 009, FEMALE, FRONT, USB3-A, BLACK NICKEL, KGS	USB_FRONT_FOXC
X907318-002	CONN	J3F2	CONN-USB, TH, 009, FEMALE, FRONT, USB3-A, KGS, (QUAL-AMPHENOL)	USB_FRONT_AMPH

CONN: WIFI




CONN: HDMI IN



MS_PART#	MATL	REF_DES	DESCR.	BOM PROPERTY
X896157-006	CONN	J7A1,J8A1	CONN-HDMI, SM, 019, FEMALE, W/EMI FLANGES, BLACK NI, KGS	HDMI_FOXC_BLACK
X896157-005	CONN	J7A1,J8A1	CONN-HDMI, SM, 019, FEMALE, W/EMI FLANGES, PLAIN NI, KGS	HDMI_FOXC_PLAIN

CONN: HDMI OUT



DP159 CONTROL SLAVE ADDRESS

SELECTED	A1/A0	7-BIT ADDRESS	8-BIT ADDRESS
-->	00	0X5E	BC/BD
	01	0X5D	BA/BB
	10	0X5C	B8/B9
	11	0X5B	B6/B7

U8B2 IC
SN75DP159
1 OF 3
CONTROL
X944186-001
QFN41

U8B2 IC
SN75DP159
2 OF 3
HDMI
X944186-001
QFN41

U8B1 IC
HDMI2C4_5F2
X934148-001
WLCSP12

EG8B6 ESD ARRAY
SP3010
X863136-001
DFN10

EG8B7 ESD ARRAY
SP3010
X863136-001
DFN10

U8B2 IC
SN75DP159
3 OF 3
POWER
X944186-001
QFN41

J8A1 CONN
HDMI_19P_4MH
X896157-004
SM

DATA P LINE DELAY ADDED TO BOARD TO COMPENSATE FOR DP159 INTRAPAIR SKEW

MICROSOFT CONFIDENTIAL	PROJECT NAME Kingston	PAGE 38/72	CSA PAGE 38/72	FAB G	VER 1.01
---------------------------	--------------------------	---------------	----------------------	----------	-------------

8

7

6

5

4

3

2

1

CONN: HDMI SUPPORT

D

D

C

C

B

B

A

A

BLANK

RL Network

MICROSOFT	PROJECT NAME	PAGE	CSA	FAB	VER
CONFIDENTIAL	Kingston	39/72	39/72	G	1.01

8

7

6

5

4


3

2


1

CONN: ODD & HDD



HDD SATA




ODD SATA



HDD POWER




ODD POWER & GPIOs




RL Network

ODD 12V LOAD SWITCH NOM. VOLTAGE: 12V




ODD 5V LOAD SWITCH NOM. VOLTAGE: 5V




EXTRA COMPARATOR USED AS 12V BUFFER TO PROTECT SMC GPIO

HDD LOAD SWITCH NOM. VOLTAGE: 5V PEAK CURRENT: 1A




MICROSOFT CONFIDENTIAL	PROJECT NAME Kingston	PAGE 40/72	CSA PAGE 40/72	FAB G	VER 1.01
---------------------------	--------------------------	---------------	----------------------	----------	-------------

CONN: FRONT PANEL, FAN, AUDIO




CONN: POWER




VREGS: INPUT & OUTPUT FILTERS


IO/NBCORE INPUT FILTER




GFX/CPU INPUT FILTER




V_GFXCORE OUTPUT FILTER




V_CPUCORE OUTPUT FILTER



V_5P0 AND V_3P3 INPUT FILTER



VREGS: CPUCORE



SLEW RATE SET BY SR RES ON PIN 27

SLEW RATE	RESISTANCE
10MV/US	10 KOHM
20MV/US	25 KOHM
30MV/US	45 KOHM


SVC	SVD	BOOT VOLTAGE
0	0	1.1V
0	1	1.0V
1	0	0.9V
1	1	0.8V

NOTE: R9C23 AND R1P21 ARE TO BE POPULATED WHEN BUILDING A VRTB


FREQUENCY = 400KHZ, CHANGED OVER I2C
SEE DATASHEET FOR REGISTER TABLE

NCP4205 I2C ADDRESS
0000 000 R/W HEX
WRITE 0100 000 0 0x40
READ 0100 000 1 0x41

VREGS : GFXCORE




VREGS: GFXCORE OUTPUT PHASE 1 & 2



MS_PART#	MATL	REF_DES	DESCR.	BOM_PROPERTY
X875319-001	FET	Q9D4,Q9D2	TRA-N-CNL,SM,WDFN8,8.9 MOHM,30V,24A	FET_IRF
X875313-001	FET	Q9D4,Q9D2	TRA-N-CNL,SM,WDFN8,10 MOHM,30V,27A	FET_TOS
X889324-001	FET	Q9D4,Q9D2	TRA-N-CNL,SM,WDFN8,10 MOHM,30V,44A	FET_OS_T6
X943174-001	FET	Q9D4,Q9D2	TRA-N-CNL,SM,WDFN8,30V,44A,POCATELLO QUAL	FET_OS_POCA
X943171-001	FET	Q9D4,Q9D2	TRA-N-CNL,SM,WDFN8,30V,44A,FUJITSU QUAL	FET_OS_FUJI
X875320-001	FET	Q9E1,Q9D3	TRA-N-CNL,SM,SO-8FL,3.1 MOHM,30V,50A	FET_IRF
X875312-001	FET	Q9E1,Q9D3	TRA-N-CNL,SM,SO-8FL,3.5 MOHM,30V,35A	FET_TOS
X889668-001	FET	Q9E1,Q9D3	TRA-N-CNL,SM,SO-8FL,5.0 MOHM,30V,78A	FET_OS_T6
X943175-001	FET	Q9E1,Q9D3	TRA-N-CNL,SM,SO-8FL,30V,78A,POCATELLO QUAL	FET_OS_POCA
X943172-001	FET	Q9E1,Q9D3	TRA-N-CNL,SM,SO-8FL,30V,78A,FUJITSU QUAL	FET_OS_FUJI


VREGS: CPUCORE OUTPUT PHASE



MS_PART#	MATL	REF_DES	DESCR.	BOM PROPERTY
X875319-001	FET	Q9E2	TRA-N-CNL, SM, WDFN8, 8.9 MOHM, 30V, 24A	FET_IRF
X875313-001	FET	Q9E2	TRA-N-CNL, SM, WDFN8, 10 MOHM, 30V, 27A	FET_TOS
X889324-001	FET	Q9E2	TRA-N-CNL, SM, WDFN8, 10 MOHM, 30V, 44A	FET_OS_T6
X943174-001	FET	Q9E2	TRA-N-CNL, SM, WDFN8, 30V, 44A, POCATELLO QUAL	FET_OS_POCA
X943171-001	FET	Q9E2	TRA-N-CNL, SM, WDFN8, 30V, 44A, FUJITSU QUAL	FET_OS_FUJI
X875320-001	FET	Q9E3	TRA-N-CNL, SM, SO-8FL, 3.1 MOHM, 30V, 50A	FET_IRF
X875312-001	FET	Q9E3	TRA-N-CNL, SM, SO-8FL, 3.5 MOHM, 30V, 35A	FET_TOS
X889668-001	FET	Q9E3	TRA-N-CNL, SM, SO-8FL, 5.0 MOHM, 30V, 78A	FET_OS_T6
X943175-001	FET	Q9E3	TRA-N-CNL, SM, SO-8FL, 30V, 78A, POCATELLO QUAL	FET_OS_POCA
X943172-001	FET	Q9E3	TRA-N-CNL, SM, SO-8FL, 30V, 78A, FUJITSU QUAL	FET_OS_FUJI


MICROSOFT CONFIDENTIAL	PROJECT NAME Kingston	PAGE 47/72	CSA PAGE 47/72	FAB G	VER 1.01
---------------------------	--------------------------	---------------	----------------------	----------	-------------

VREGS: VTT TERMINATION



MICROSOFT CONFIDENTIAL	PROJECT NAME Kingston	PAGE 48/72	CSA PAGE 48/72	FAB G	VER 1.01
---------------------------	--------------------------	---------------	----------------------	----------	-------------

VREGS : NBCORE



V_NBCORE
NOM. VOLTAGE: 1.05V

FREQUENCY = 525KHZ (SET VIA I2C)
SEE DATASHEET FOR REGISTER TABLE

TO INCREASE CURRENT LIMIT,
INCREASE TRIP RESISTOR VALUE

TPS53819 I2C ADDRESS		
BASE	R/W	HEX
WRITE	0	0X2A
READ	1	0X2B


MS_PART#	MATL	REF_DES	DESCR.	BOM PROPERTY
X875319-001	FET	Q6F2	TRA-N-CNL, SM, WDFN8, 8.9 MOHM, 30V, 24A	FET_IRF
X875313-001	FET	Q6F2	TRA-N-CNL, SM, WDFN8, 10 MOHM, 30V, 27A	FET_TOS
X889324-001	FET	Q6F2	TRA-N-CNL, SM, WDFN8, 10 MOHM, 30V, 44A	FET_OS_T6
X943174-001	FET	Q6F2	TRA-N-CNL, SM, WDFN8, 30V, 44A, POCATELLO QUAL	FET_OS_POCA
X943171-001	FET	Q6F2	TRA-N-CNL, SM, WDFN8, 30V, 44A, FUJITSU QUAL	FET_OS_FUJI
X875320-001	FET	Q6F1	TRA-N-CNL, SM, SO-8FL, 3.1 MOHM, 30V, 50A	FET_IRF
X875312-001	FET	Q6F1	TRA-N-CNL, SM, SO-8FL, 3.5 MOHM, 30V, 35A	FET_TOS
X889668-001	FET	Q6F1	TRA-N-CNL, SM, SO-8FL, 5.0 MOHM, 30V, 78A	FET_OS_T6
X943175-001	FET	Q6F1	TRA-N-CNL, SM, SO-8FL, 30V, 78A, POCATELLO QUAL	FET_OS_POCA
X943172-001	FET	Q6F1	TRA-N-CNL, SM, SO-8FL, 30V, 78A, FUJITSU QUAL	FET_OS_FUJI

VREG: MEMIO

MS_PART#	MATL	REF_DES	DESCR.	BOM PROPERTY
X875319-001	FET	Q9F1	TRA-N-CNL, SM, WDFN8, 8.9 MOHM, 30 V, 24 A	FET_IRF
X875313-001	FET	Q9F1	TRA-N-CNL, SM, WDFN8, 10 MOHM, 30 V, 27 A	FET_TOS
X889324-001	FET	Q9F1	TRA-N-CNL, SM, WDFN8, 10 MOHM, 30 V, 44 A	FET_OS_T6
X943174-001	FET	Q9F1	TRA-N-CNL, SM, WDFN8, 30V, 44A, POCATELLO QUAL	FET_OS_POCA
X943171-001	FET	Q9F1	TRA-N-CNL, SM, WDFN8, 30V, 44A, FUJITSU QUAL	FET_OS_FUJI
X875319-001	FET	Q9F2	TRA-N-CNL, SM, WDFN8, 8.9 MOHM, 30 V, 24 A	FET_IRF
X875313-001	FET	Q9F2	TRA-N-CNL, SM, WDFN8, 10 MOHM, 30 V, 27 A	FET_TOS
X889324-001	FET	Q9F2	TRA-N-CNL, SM, WDFN8, 10 MOHM, 30 V, 44 A	FET_OS_T6
X943174-001	FET	Q9F2	TRA-N-CNL, SM, WDFN8, 30V, 44A, POCATELLO QUAL	FET_OS_POCA
X943171-001	FET	Q9F2	TRA-N-CNL, SM, WDFN8, 30V, 44A, FUJITSU QUAL	FET_OS_FUJI

Q9F2 MATCHES Q9F1


V_MEMIO
NOM. VOLTAGE: 1.50




Rmode	Cntrl- Freq - Discharge	Itrip =	$(V_{in} - V_{out}) \times V_{out}$
200K	Dcap - 400KHz Tracking	$8 \times R_{ds(on)}_{lowfet}$	$2 \times L_x \times f_{sw} \times V_{in}$
100K	Dcap - 300KHz Tracking	$I_{trip} = (R_{trip}/4800) + 1.64$	
68K	Dcap - 300KHz Nontracking	$I_{ripple} = \frac{(V_{in} - V_{out}) \times V_{out}}{L_x \times f_{sw} \times V_{in}}$	
47K	Dcap - 400KHz Nontracking	$I_{ripple} = 3.281A$	
33K	Dcap2- 500KHz Nontracking		
22K	Dcap2- 670KHz Nontracking		
12K	Dcap2- 670KHz Tracking		
1K	Dcap2- 500KHz Tracking		
		$V_{out} = \frac{1.8 \times R_2 \times I_{ripple} \times ESR}{R_1 + R_2 + 2}$	
		$V_{out} = 1.8 \times R_2 / (R_1 + R_2) + 0.010$	

VREGS: V5P0


V_5P0
NOM. VOLTAGE: 5.09



VREGS: V3P3, VSOC1P8





VREGS: VSOCPHY/VFUSE



V_SOCPHY
NOM. VOLTAGE: 0.95


VREGS: V_SB1P8, V_SB1P1




MICROSOFT CONFIDENTIAL	PROJECT NAME Kingston	PAGE 54/72	CSA PAGE 54/72	FAB G	VER 1.01
---------------------------	--------------------------	---------------	----------------------	----------	-------------

VREGS: V3P3 STANDBY

V_3P3STBY
NOM. VOLTAGE: 3.31




VREGS: V1P1 STANDBY, V1P8 STANDBY




V_1P1STBY
NOM. VOLTAGE: 1.13

V_1P8STBY
NOM. VOLTAGE: 1.83

STANDBY GATES



IR BLASTER



MICROSOFT CONFIDENTIAL	PROJECT NAME Kingston	PAGE 58/72	CSA PAGE 58/72	FAB G	VER 1.01
---------------------------	--------------------------	---------------	----------------------	----------	-------------

8 7 6 5 4 3 2 1

I2C

D

D

C

C

B

B

A

A

BLANK

RL Network

MICROSOFT	PROJECT NAME	PAGE	CSA	FAB	VER
CONFIDENTIAL	Kingston	59/72	59/72	G	1.01

8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1

MARGIN: SOCPHY ,SOC1P8 ,MEMIO ,NBCORE

D

D

C

C

B

B

A

A


BLANK

RL Network

MICROSOFT	PROJECT NAME	PAGE	CSA	FAB	VER
CONFIDENTIAL	Kingston	60/72	60/72	G	1.01

8 7 6 5 4 3 2 1

V_BAT



V_BAT
NOM. VOLTAGE: 1.8V

MS_PART#	MATL	REF_DES	DESCR.	BOM PROPERTY
X895557-001	BAT	COIN_CELL1	BAT-COIN, OTH, 3 V, OTHER, OTH, 2032 (VARTA QUAL)	BAT_VARTA

VARTA MAXIMUM OPERATING TEMP 70C

MONITOR : NBCORE , MEMIO

D
C
B
A

D
C
B
A

BLANK

RL Network

MONITOR: VSOC1P8,VSOCPHY

D

D

C

C

B

B

A

A

BLANK

RL Network

8 7 6 5 4 3 2 1

MONITOR: V12P0

D

D

C

C

B

B

A

A


BLANK

RL Network



MICROSOFT	PROJECT NAME	PAGE	CSA	FAB	VER
CONFIDENTIAL	Kingston	64/72	64/72	G	1.01

8 7 6 5 4 3 2 1

CONN: FACET BOARD




CONN: SWITCHES




RL Network

CONN: HDT


NOTE: INSTALL HEADER IF NEEDED
TITAN POWER CONNECTOR
V_3P3STBY



DEBUG: V_BURN



DEBUG: VR HEADERS & TEST POINTS



RLNetwork

8

7

6

5

4

3

2

1

DEBUG: CONNECTORS

D

D

C

C

B

B

A

A

BLANK

RL Network

MICROSOFT CONFIDENTIAL	PROJECT NAME Kingston	PAGE 70/72	CSA PAGE 70/72	VER 1.01
---------------------------	--------------------------	---------------	----------------------	-------------

8

7

6

5

4



3

2



1

LABELS AND MOUNTING


HEAT SINK MOUNTING HOLES



SCREW BOSS



INTELLIGENT SERIAL NUMBER TARGET



MS_PART#	MATL	REF_DES	DESCR.	BOM PROPERTY
X947889-001	FR4	PCB1	PCB-RIGID,RETAIL,FAB G,6L,FR4,OSP	PCB_OSP

RL Network

BOM DEFINITIONS

BOM	DEFINTION
AUX	HDMI STUFFING OPTION. NEVER USED IN PRODUCTION. REWORK PURPOSES ONLY
COMMON	ALL COMPONENTS WITH NO BOM PROPERTY
DDC	HDMI STUFFING OPTION. ALWAYS USED IN PRODUCTION
DDR_BASE	DUMMY PLACE HOLDER FOR DDR3 DEVICES. NEVER USE THIS IN THE RECIPE FILE. SELECT ONE OF THESE 3 INSTEAD: DDR_HYNIX, DDR_MICRON, DDR_SAMSUNG
DDR_HYNIX	HYNIX DDR3
DDR_MICRON	MICRON DDR3
DDR_SAMSUNG	SAMSUNG DDR3
DEBUG	COMPONENTS REQUIRED FOR BRING UP & DEBUG
DEBUG_HDT	HDT-RELATED DEBUG COMPONENTS
DEBUG_HDMI	DEBUG HDMI CONNECTOR USED 8L DEBUG BOARDS
DEBUG_SHUNT	COMPONENTS WHICH ARE ON DEBUG BOARDS, BUT ARE REMOVED/SHORTED ON RETAIL
EMMC_BASE	DUMMY PLACE HOLDER FOR EMMC DEVICE & RESISTORS. NEVER USE THIS IN THE RECIPE FILE. SELECT ONE OF THESE INSTEAD: EMMC_HYNIX_20NM, EMMC_HYNIX_5P0, EMMC_HYNIX_1XNM, EMMC_SAMSUNG AND EMMC_TOSHIBA
EMMC_HYNIX_5P0	HYNIX EMMC V5.0 EMMC DEVICE
FET_BASE	DUMMY PLACE HOLDER FOR HIGH AND LOW FETS. NEVER USE THIS IN THE RECIPE FILE. SELECT ONE OF THESE INSTEAD: FET_AOS, FET_OS_T6, FET_STM, OR FET_TOS
FET_IRF	INTERNATIONAL RECTIFIER FETS USED FOR VOLTAGE REGUALTORS
FET_OS_T6	ON-SEMI T6 FETS USED FOR VOLTAGE REGULATORS
FET_STM	STMICROELECTRONICS FETS USED FOR VOLTAGE REGULATORS
FET_TOS	TOSHIBA FETS USED FOR VOLTAGE REGULATORS
GARFIELD	CONTAINS GARFIELD (SOC) RELATED PASSIVE/ACTIVE COMPONENTS
KIC_BASE	DUMMY PLACE HOLDER FOR KIC. NEVER USE THIS IN THE RECIPE FILE. USE ONE OF THESE INSTEAD: KIC_DEV OR KIC_RETAIL
KIC_DEV	DEBUG VERSION OF KRAKEN
KIC_RETAIL	RETAIL VERSION OF KRAKEN
MEM_FIXED	SETS V_MEMIO TO A FIXED VOLTAGE (NON-MARGINED). MUST BE USED IN CONJUNCTION WITH NOT MEM_MM
MEM_MM	ALLOWS V_MEMIO TO BE MARGINED FOR M&M BOARDS. MUST BE USED IN CONJUNCTION WITH NOT MEM_FIXED
PANTHER	CONTAINS PANTHER (SOC) RELATED PASSIVE/ACTIVE COMPONENTS
PANTHER_SOC	PANTHER SYSTEM-ON-CHIP (SOC)
PANTHER_SOC_LP	PANTHER SYSTEM-ON-CHIP (SOC) LOW POWER VERSION
PCB_GI	FAB TYPE: GOLD
PCB_OSP	FAB TYPE: ORGANIC SOLDERABILITY PRESERVATIVE
RTC_RETAIL	RTC CIRCUIT IMPLEMENTATION FOR RETAIL BOARDS
RTC_DEBUG	RTC CIRCUIT IMPLEMENTATION FOR DEBUG BOARDS
SOC_BASE	DUMMY PLACE HOLDER FOR SOC
VR_FIXED	SET ALL VRS TO FIXED VOLTAGES (NON-MARGINED). EXCLUDES V_MEMIO. MUST BE USED IN CONJUNCTION WITH NOT VR_MM
VR_MM	ALLOWS MOST VRS TO BE MARGINED FOR M&M BOARDS. EXCLUDES V_MEMIO. MUST BE USED IN CONJUNCTION WITH NOT VR_FIXED
VRTB	BOOT STRAPPING RESISTOR ONLY TO BE POPULATED WHEN BUILDING VOLTAGE REGULATOR TEST BOARD WHICH CONTAINS NO SOC
WW	CAPACITORS WHICH NEED TO BE NO-STUFFED WHEN AI CPU/GPU SOCKET IS INSTALLED

