

8	7	6	5	4	3	2	1	
					SCHEMATIC REV 5.1	PBA NUMBER X800101-100	REV F	BOM RELEASE DATE 04/13/04
D	PAGE CONTENTS		PAGE CONTENTS		<p>***** IMPORTANT *****</p> <p>SCHEMATIC CORRESPONDS TO BOM REVISION INDICATED. PLEASE REFER TO AGILE FOR LATEST BOM AND ECOS FOR UPDATES</p> <h1 style="font-size: 2em;">DVT</h1> <h2 style="font-size: 1.5em;">REV 5.1</h2> <h3 style="font-size: 1.2em;">FAB J/K</h3> <h3 style="font-size: 1.2em;">XM3</h3> <h1 style="font-size: 3em; margin-top: 20px;">TUSCANY</h1> <p style="font-size: 0.8em; margin-top: 10px;">PLEASE REFER TO THE TUSCANY DESIGN SPEC</p>			
	[1]	COVER PAGE]	[22]	VOLTAGE REGULATOR 1.5V]				
	[2]	GPIO TABLE/VOLTAGE RAILS]	[23]	1.5V OUTPUT FILTER/3.3V REGULATOR]				
	[3]	PENTIUM III BGA2 PART 1 OF 4]	[24]	XCALIBUR ASIC]				
	[4]	PENTIUM III BGA2 PART 2 OF 4]	[25]	XCALIBUR DECOUPLING/CLOCKS]				
	[5]	PENTIUM III BGA2 PARTS 3 & 4]	[26]	1.5VTT/2.5V REGULATORS]				
	[6]	CPU VCORE/VTT DECOUPLING]	[27]	POWER CONNECTOR/5V DRAIN]				
	[7]	NV2B 1 OF 2(NORTH BRIDGE)]	[28]	BULK DECOUPLING]				
	[8]	NV2B 2 OF 2(NORTH BRIDGE)]	[29]	LAN ICS1893]				
	[9]	NV2B STRAPPING]	[30]	LAN JACK/EEPROM/THERMAL SENSOR]				
	[10]	NV2B/MCPX DECOUPLING]	[31]	IDE]				
	[11]	DDR SDRAM (PARTITION A)]	[32]	AUDIO CODEC/AUDIO VREG]				
	[12]	DDR SDRAM (PARTITION B)]	[33]	AUDIO AMPLIFIER]				
	[13]	DDR SDRAM (PARTITION C)]	[34]	VIDEO FILTERING/MISC]				
	[14]	DDR SDRAM (PARTITION D)]	[35]	AV CONNECTOR]				
	[15]	DDR SERIES TERM DATA A/B]	[36]	LABELS AND MOUNTING HOLES]				
	[16]	DDR SERIES TERM DATA C/D]	[37]	USB FRONT PANEL]				
	[17]	MEMORY DECOUPLING]	[38]	FAN/DVD PWR/FRONT PANEL]				
	[18]	MEMORY DECOUPLING]	[39]	XYCLOPS ASIC]				
	[19]	MCPX 1 OF 2]	[40]	SUPERCAP]				
	[20]	MCPX 2 OF 2]	[41-46]	INDEX]				
	[21]	MCPX INPUT STRAPS]						
C								
B								
A								

NOTES:

1. THIS SCHEMATIC DOCUMENTS THE GENERIC PRODUCT WITH ALL POSSIBLE CONFIGURATIONS. PLEASE REFER TO SPECIFIC PRODUCT PBA EPLs FOR ITEMS SHOWN AS OPTIONAL IN THE SCHEMATIC.
2. RESISTORS ARE IN OHMS UNLESS OTHERWISE SPECIFIED.
3. VCC = +5V UNLESS OTHERWISE SPECIFIED.
4. * SUFFIX INDICATES ACTIVE LOW SIGNAL.
5. \I SUFFIX INDICATES SIGNAL EXITS HIERARCHICAL BLOCK.
6. THIS DOCUMENT ALSO EXISTS ON ELECTRONIC MEDIA.

[PAGE_TITLE=COVER PAGE]

DRAWING
TUSCANY_FABK
Mon Mar 15 14:55:10 2004

NOTE: THIS SCHEMATIC REPRESENTS 4 DIFFERENT BOARD VERSIONS LISTED BELOW.

XM2 VERSIONS (-1X0) HAVE NOTES BESIDE COMPONENTS THAT CHANGE BETWEEN VERSIONS. XM3 VERSIONS (-1X1) SHOW PRODUCTION STUFFING.

FAB J BOARDS ARE THE -12X BOARDS (DVT1)
THESE HAVE 2 FOOTPRINTS FOR THE SUPERCAP

FAB K BOARDS ARE THE -13X BOARDS (DVT3)
THESE HAVE 1 FOOTPRINT FOR THE SUPERCAP

PAGES WITH DIFFERENCES ARE: 19, 35, 40

BOM RELEASE DATE	04/13/04	PB NUMBER	X01063-120(XM2)/X01063-121(XM3)
SIGNATURE	DATE	MICROSOFT XBOX	
DRN BY			
CHK BY		TITLE	
		SCH, PBA, TUSCANY	
ENGR		MICROSOFT CONFIDENTIAL	PROJECT NAME TUSCANY
APUD			
APUD		PAGE	REV
		1/48	5.1

GPIO USAGE TABLE

DEVICE	NAME	I/O	POWER WELL	DURING RESET	AFTER RESET	USAGE
MCPX	GPIO0	OUT	UCC3	Z	Z	TESTPOINT (NOT USED)
MCPX	GPIO1	OUT	UCC3	H	H	CNFG_SEL1
MCPX	GPIO14	IN	UCC3	Z	Z	CNFG_SEL0
MCPX	GPIO15	OUT	UCC3	Z	Z	TP_DEBUG_GPIO15
MCPX	GPIO16	IN	UCC3	Z	Z	CNFG_SEL2
MCPX	GPIO19	OUT	UCC3	Z	Z	LULCNT1
MCPX	GPIO20	OUT	UCC3	Z	Z	TESTPOINT (NOT USED)
MCPX	GPIO21	IN	UCC3	H	H	SMI* INPUT FROM SMC
MCPX	GPIO22	OUT	UCC3	Z	Z	LULCNT0
MCPX	GPIO24		UCC3	Z	Z	TESTPOINT (NOT USED)

DEVICE	NAME	I/O	POWER WELL	DURING RESET	AFTER RESET	USAGE
XCAL	GPIO0	I/O	?	?	?	UNUSED
XCAL	GPIO1	I/O	?	?	?	UNUSED
XCAL	GPIO2	I/O	?	?	?	UNUSED
XCAL	GPIO3	I/O	?	?	?	UNUSED

DEVICE	NAME	I/O	POWER WELL	DURING RESET	AFTER RESET	USAGE
XYCL	GPIO	I/O	?	?	?	UNUSED
XYCL	RTCACTIVE	IN	?	?	?	UNUSED

BOM CONSOLIDATIONS

NOTE: COMPONENTS WITH A * HAVE BEEN CONSOLIDATED WITH SIMILAR PARTS. TABLE BELOW SHOWS THE PARTS WHICH CHANGED. SEE CHANGELIST ON SHARE (TUSCANY/EVT4/SCHEMATIC REVIEW MATERIAL) FOR MORE INFORMATION.

REF DES

C4M5, C4N1, C4N4, C4N8, C4N11, C4N13, C4N14, C4N17, C4P4, C5N2
 C4N19, C5N4
 R6F3, R6F4, R8B4, R8G3
 R3G2, R3V2, R6A9, R7B2
 R1C5, R1C7, R1C8, R1C14, R1C15
 R4R3, R6E1
 R1D1, R1D5, R1P2, R7C1
 R6D1, R7C1
 R1C3, R1C4, R1C10, R1D2, R1D10, R1P3, R2B1, R2B2, R2B4, R2B6,
 R4M7, R4M10, R4P1, R5A1, R5G1, R5M3, R6A1, R6A2, R6A4, R6U1,
 R7C4, R7D3, R7E12, R7M4, R7M6, R8B5
 R1D6, R6B3, R7E8, R7R2

OLD PART

X602431-025 CAP, S/M, X7R, 0.01 UF, 50V, 20%, 0603
 X626747-046 CAP, S/M, X7R, 0.01 UF, 50V, 5%, 0603
 X202285-053 RES, S/M, 1.5K, 5%, 1/16W, 0603
 X202285-025 RES, S/M, 100 OHM, 5%, 1/16W, 0603
 X202285-029 RES, S/M, 150 OHM, 5%, 1/16W, 0603
 X202285-068 RES, S/M, 49.90 OHM, 1%, 1/16W, 0603
 X202285-019 RES, S/M, 56 OHM, 5%, 1/16W, 0603
 XA35093-016 RES, S/M, 1K OHM, 5%, 1/16W, 0402
 X202285-049 RES, S/M, 1K OHM, 5%, 1/16W, 0603
 X202285-065 RES, S/M, 4.7K OHM, 5%, 1/16W, 0603

NEW PART

X603269-020 CAP, S/M, X7R, 0.01 UF, 50V, 10%, 0603
 X603269-020 CAP, S/M, X7R, 0.01 UF, 50V, 10%, 0603
 X202285-211 RES, S/M, 1.54K OHM, 1%, 1/16W, 0603
 X202285-097 RES, S/M, 100.0 OHM, 1%, 1/16W, 0603
 X202285-114 RES, S/M, 150.0 OHM, 1%, 1/16W, 0603
 XA35092-045 RES, S/M, 49.90 OHM, 1%, 1/16W, 0402
 X202285-073 RES, S/M, 56.20 OHM, 1%, 1/16W, 0603
 X202285-193 RES, S/M, 1.0K OHM, 1%, 1/16W, 0603
 X202285-193 RES, S/M, 1.0K OHM, 1%, 1/16W, 0603
 X202285-258 RES, S/M, 4.75K OHM, 1%, 1/16W, 0603


VOLTAGE RAILS

RAIL	TYPICAL (V)
V_CPUCORE	1.68V
VCC	5V
VCC3	3.3V
V_3P3_STBY	3.3V STANDBY
V_2P5	2.65V
V_1P3	1.33V
V_1P5_VTT	1.5V
V_1P25_MEMVTT	1.325V
AUD_5V_ANALOG*	5V
VCC_SW	5V (SWITCHED)
+12V	12V (SWITCHED)
V_LDO_2P5	2.5V
V_1P8	1.857V

[PAGE_TITLE=GPIO TABLE/VOLTAGE RAILS]

DRAWING
 TUSCANY_FABK
 Wed Jan 14 13:41:55 2004


MICROSOFT CONFIDENTIAL	PROJECT NAME TUSCANY	PAGE 2	REV 5.1
---------------------------	-------------------------	-----------	------------



[PAGE_TITLE=PENTIUM III BGA2 PART 1 OF 4]

DRAWING
TUSCANY_FABK
Mon Mar 15 14:26:47 2004


MICROSOFT CONFIDENTIAL	PROJECT NAME TUSCANY	PAGE 3	REV 5.1
---------------------------	-------------------------	-----------	------------




[PAGE_TITLE=PENTIUM III BGA2 PART 2 OF 4]

DRAWING
TUSCANY_FABK
Mon Mar 15 14:26:56 2004

MICROSOFT CONFIDENTIAL	PROJECT NAME TUSCANY	PAGE 4	REV 5.1
---------------------------	-------------------------	-----------	------------






[PAGE_TITLE=CPU Vcore/VTT DECOUPLING]

DRAWING
TUSCANY_FABK
Mon Mar 15 14:27:12 2004


MICROSOFT CONFIDENTIAL	PROJECT NAME TUSCANY	PAGE 5	REV 5.1
---------------------------	-------------------------	-----------	------------



C4P3 MUST BE CLOSE TO BALL K4/M4
 C4P4 ADDED BACK IN AFTER BEING REMOVED IN EVT1 SCHEM REVIEW. SUPPOSED TO BE USELESS BUT FIXED SPARKLY PIXELS ON XBLADE (SAN ANTONIO)

C4P7 MUST BE CLOSE TO BALL M5 FOR ISI

PLACE ON BOTTOM NEAR PLLVDD PIN



TVD	DEFINITION
[7]	0* 1 ENABLE INTERNAL LDT TERMININATION DISABLE INTERNAL LDT TERMININATION
[6]	0* 1 13.5MHZ OR 16.6MHZ 14.31818MHZ
[5:4]	00* 01 10 11 USE FSB FREQUENCY BASED ON TVD[3:2] USE INTERNAL PROGRAMMED VALUE A USE INTERNAL PROGRAMMED VALUE B FORCE 66MHZ
[3:2]	00 01* 10 11 NA FSB FREQ=133MHZ FOR 16.6MHZ INPUT CLK NA NA
[1:0]	00* 01 10 11 BITS [1:0] ARE UNUSED ON TUSCANY USED TO BE MEMORY DRIVE STRENGTH SETTINGS NOW ALL SETTINGS READ FROM THE EEPROM


* = CURRENT SETTING

[PAGE_TITLE=NV2B STRAPPING]

DRAWING
TUSCANY_FABK
Mon Mar 15 14:27:53 2004

MICROSOFT CONFIDENTIAL	PROJECT NAME TUSCANY	PAGE 9	REV 5.1
---------------------------	-------------------------	-----------	------------

MEMORY INTERFACE PARTITION A




[PAGE_TITLE=DDR SDRAM (PARTITION A)]

DRAWING
TUSCANY_FABK
Mon Mar 15 14:28:17 2004

MICROSOFT CONFIDENTIAL	PROJECT NAME TUSCANY	PAGE 11	REV 5.1
---------------------------	-------------------------	------------	------------

MEMORY INTERFACE PARTITION B




[PAGE_TITLE=DDR SDRAM (PARTITION B)]

DRAWING
TUSCANY_FABK
Mon Mar 15 14:28:30 2004

MICROSOFT CONFIDENTIAL	PROJECT NAME TUSCANY	PAGE 12	REV 5.1
---------------------------	-------------------------	------------	------------

MEMORY INTERFACE PARTITION C




[PAGE_TITLE=DDR SDRAM (PARTITION C)]

DRAWING
 TUSCANY_FABK
 Mon Mar 15 14:28:47 2004

MICROSOFT CONFIDENTIAL	PROJECT NAME TUSCANY	PAGE 13	REV 5.1
---------------------------	-------------------------	------------	------------


MEMORY INTERFACE PARTITION D



[PAGE_TITLE=DDR SDRAM (PARTITION D)]

DRAWING
TUSCANY_FABK
Mon Mar 15 14:29:34 2004


MICROSOFT CONFIDENTIAL	PROJECT NAME TUSCANY	PAGE 14	REV 5.1
---------------------------	-------------------------	------------	------------



DRAWING
TUSCANY_FABK
Mon Mar 15 14:29:52 2004


MICROSOFT CONFIDENTIAL	PROJECT NAME TUSCANY	PAGE 15	REV 5.1
---------------------------	-------------------------	------------	------------

[PAGE_TITLE=DDR SERIES TERM DATA C/D]



DRAWING
 TUSCANY_FABK
 Mon Mar 15 14:30:09 2004


MICROSOFT CONFIDENTIAL	PROJECT NAME TUSCANY	PAGE 16	REV 5.1
---------------------------	-------------------------	------------	------------



[PAGE_TITLE=MEMORY DECOUPLING]

DRAWING
TUSCANY_FABK
Mon Mar 15 14:30:26 2004

MICROSOFT CONFIDENTIAL	PROJECT NAME TUSCANY	PAGE 17	REV 5.1
---------------------------	-------------------------	------------	------------




[0]STRAP FOR LDT TERM:
 * 0 = ENABLE INTERNAL TERM
 1 = DISABLE INTERNAL TERM
 * = CURRENT SETTING

[3]STRAP FOR CLK_13P5M:
 * 1 = 13.5MHZ
 0 = 14.318MHZ

[PAGE_TITLE=MCPX 1 OF 2]

DRAWING TUSCANY_FABK Mon Mar 15 14:55:33 2004


MICROSOFT CONFIDENTIAL	PROJECT NAME TUSCANY	PAGE 19	REV 5.1
------------------------	----------------------	---------	---------



[PAGE_TITLE=MCPX 2 OF 2]

DRAWING TUSCANY_FABK Mon Mar 15 14:32:01 2004


MICROSOFT CONFIDENTIAL	PROJECT NAME TUSCANY	PAGE 20	REV 5.1
------------------------	----------------------	---------	---------



[PAGE_TITLE=MCPX INPUT STRAPS]





DRAWING
TUSCANY_FABK
Mon Mar 15 14:32:27 2004

MICROSOFT CONFIDENTIAL	PROJECT NAME TUSCANY	PAGE 21	REV 5.1
---------------------------	-------------------------	------------	------------



DRAWING
TUSCANY_FABK
Mon Mar 15 14:32:46 2004


MICROSOFT CONFIDENTIAL	PROJECT NAME TUSCANY	PAGE 22	REV 5.1
---------------------------	-------------------------	------------	------------




[PAGE_TITLE=1.5V OUTPUT FILTER/3.3V REGULATOR]

DRAWING
TUSCANY_FABK
Mon Mar 15 14:33:06 2004

MICROSOFT CONFIDENTIAL	PROJECT NAME TUSCANY	PAGE 23	REV 5.1
---------------------------	-------------------------	------------	------------








[PAGE_TITLE=1.5VTT/2.5V REGULATORS]

DRAWING
TUSCANY_FABK
Mon Mar 15 14:34:11 2004



MICROSOFT CONFIDENTIAL	PROJECT NAME TUSCANY	PAGE 26	REV 5.1
---------------------------	-------------------------	------------	------------




5V DRAIN



GENERAL BOARD DECOUPLING




POWER CONNECTOR DECOUPLING



[PAGE_TITLE=POWER CONNECTOR/5V DRAIN]

DRAWING
TUSCANY_FABK
Mon Mar 15 14:34:34 2004


MICROSOFT CONFIDENTIAL	PROJECT NAME TUSCANY	PAGE 27	REV 5.1
---------------------------	-------------------------	------------	------------



[PAGE_TITLE=BULK DECOUPLING]

DRAWING
TUSCANY_FABK
Mon Mar 15 14:34:56 2004


MICROSOFT CONFIDENTIAL	PROJECT NAME TUSCANY	PAGE 28	REV 5.1
---------------------------	-------------------------	------------	------------



[PAGE_TITLE=LAN ICS1893]

DRAWING
TUSCANY_FABK
Mon Mar 15 14:35:18 2004


MICROSOFT CONFIDENTIAL	PROJECT NAME TUSCANY	PAGE 29	REV 5.1
---------------------------	-------------------------	------------	------------




[PAGE_TITLE=LAN JACK/EEPROM/THERMAL SENSOR]

DRAWING
TUSCANY_FABK
Mon Mar 15 14:35:42 2004

MICROSOFT CONFIDENTIAL	PROJECT NAME TUSCANY	PAGE 30	REV 5.1
---------------------------	-------------------------	------------	------------






[PAGE_TITLE=AUDIO CODEC/AUDIO VREG]

DRAWING
TUSCANY_FABK
Mon Mar 15 14:36:30 2004


MICROSOFT CONFIDENTIAL	PROJECT NAME TUSCANY	PAGE 32	REV 5.1
---------------------------	-------------------------	------------	------------



[PAGE_TITLE=AUDIO AMPLIFIER]

DRAWING
TUSCANY_FABK
Mon Mar 15 14:36:56 2004


MICROSOFT CONFIDENTIAL	PROJECT NAME TUSCANY	PAGE 33	REV 5.1
---------------------------	-------------------------	------------	------------



[PAGE_TITLE=VIDEO FILTERING/MISC]

DRAWING
TUSCANY_FABK
Mon Mar 15 14:37:26 2004


MICROSOFT CONFIDENTIAL	PROJECT NAME TUSCANY	PAGE 34	REV 5.1
---------------------------	-------------------------	------------	------------



8 7 6 5 4 3 2 1

LABELS


XA19177-001
LBBD1
LABEL



1375X250_TARGET

INTELLIGENT SERIAL NUMBER TARGET.

MOUNTING HOLES



[PAGE_TITLE=LABELS AND MOUNTING HOLES]

DRAWING
TUSCANY_FABK
Mon Mar 15 14:38:27 2004


MICROSOFT
CONFIDENTIAL

PROJECT NAME
TUSCANY

PAGE
36

REV
5.1


8 7 6 5 4 3 2 1




[PAGE_TITLE=USB FRONT PANEL]

DRAWING
TUSCANY_FABK
Mon Mar 15 14:38:56 2004

MICROSOFT CONFIDENTIAL	PROJECT NAME TUSCANY	PAGE 37	REV 5.1
---------------------------	-------------------------	------------	------------





[PAGE_TITLE=SUPERCAP]

DRAWING
TUSCANY_FABK
Mon Mar 15 14:40:29 2004

MICROSOFT CONFIDENTIAL	PROJECT NAME TUSCANY	PAGE 40	REV 5.1
---------------------------	-------------------------	------------	------------

	8	7	6	5	4	3	2	1
	*** Signal Cross-Reference for the entire design ***							
D	10_BIAS 29D4> 29B3< 100_BIAS 29D2> 29B3< AUD_SV_ANALOG 3204> 29B4< 32D5< 33B8< 33D8< AUD_BCLK 39B7> 19C8< AUD_BCLK_R 19C7< AUD_CLK_24M 25C3> 39D8< AUD_CLK_24M_L 24D5> 25C7< AUD_CLAMP 39B7> 32C5< AUD_LL1NEOUT_L 33C1> 35D6< AUD_LL1NEOUT_R 33C1> 35D6< AUD_RST* 19C7> 39B7< AUD_SDO 19C8> 39B8< AUD_SYNC 19C7> 39B7< BGR2_BREQ0_C6 4B4< CK_H_133M_CPU 7B5> 4A7< CK_H_133M_CPU_BUF 4A5> 4B8< CK_H_133M_CPU_L 4B6< CK_H_133M_FB 7B5< CK_H_133M_FB_R 7B5< CK_H_PICCLK 7B5< CK_H_PICCLK_R 7B4> 4B5< CLK_XTAL_X1 24D8< CLK_XTAL_X2 24D8< CNFG_SEL0 21C8> 19B4< CNFG_SEL1 21C8> 19B4< CNFG_SEL2 21C8> 19C4< CSYNC 8B2> 37D8< CSYNC_1 37D5> 37D4< CSYNC_2 37D5> 37D5< CSYNC_3 37D5> 37B5< CSYNC_4 37D5> 37B5< CT0B 35B2< D1_MINUS 24A8> 24C5< D1_PLUS 24C5> 24A8< DACA_OUT_B 24C3> DACA_Y 34C1> 35C5< DACB_C_F 24C3> 34C3< DACB_C 34C1> 35C5< DACB_C_F 24C3> 34C3< DACB_OUT_B 24C3< DACC_OUT_B 24C3> DACC_SCART 34B1> 35C5< DACC_SCART_F 24C3> 34B3< DACD_CVBS 34A1> 35C5< DACD_CVBS_F 24C3> 34A3< DACD_OUT_B 24C3> DAC_CLEAN_VCC3 24A4< DBG_RXD 35B7> 39C7< DBG_RXD_R 35D3> 35B5< DBG_TXD 39C7> 35D4< DCOUT 35D5< DEBUB 35A7> 39D8< DEBUB_R 35D3> 35A5< DUDEJECT 39C2> 38D1< DVO_CLK0 24D1> 8C2< DVO_CLK0_R 24C3> DVO_CLK_IN 34C4> 24C3< DVO_CLK_IN_R 8C2> 34C7< DVO_D<1..0> 8C1> 34B8< DVO_D<R<1..0> 9D74> 34B5> 24D2< DVO_FIELD 24C2> 8B2< 19C2< DVO_FIELD_3P3 19B5< DVO_FIELD_R 24C3> DVO_HSYNC 8C2> 34B6< DVO_HSYNC_R* 34B4> 24C3< DVO_VSYNC 8C2> 34B6< DVO_VSYNC_R* 34B4> 24C3< EJECT_SW 39B3> 39C4< EJECT_SW_R 39A6< ETOGND 35A3< FRANBK 39C8> 39C7< FRANOUT 39C7> 39C8< GREEN_LED 39C4> 39A7< GREEN_LED2_R 39A6< GREEN_LED_B 39A5<	GREEN_LED_C 39A4< GREEN_LED_R 39A6< HD_R_PDD<15..0> 31C3 H_Ark<31..0> 304> 7D5< H_A20M 20D5> 3B3< H_A20M_R* 3B5< H_ADS* 4C1> 7C5< H_BNR* 4B5> 7C5< H_BPRI* 7C5> 4B5< H_CPU_RST* 7C5> 20D4< H_CPU_RST_R* 7C4> 4C7< H_D<63..0> 308> 7D8< H_DBSY* 4B1> 7C5< H_DEFER* 7C5> 4B1< H_DRDY* 4B1> 7C5< H_FER* 3B3> 20D5< H_HIT* 4B1> 7C5< H_HITM* 4B1> 7B5< H_IGNNE* 20D5> 9B3< H_INIT* 4C5< H_INTR 20D5> 4B7< H_INTR_R 4B5< H_LOCK* 4B5> 7B5< H_NMI 20D5> 4B7< H_NMI_R 4B5< H_PREQ* 3B5< H_REQ<4..0> 4B5> 7B8< H_RS<2..0> 7B5> 4B1< H_SMI* 4A1> 4B6< H_SMI_R* 20D4> 4A3< H_TCK 3B5< H_TDI 3B5< H_THERMN 5C7> 24B8> 30B4< H_THERMP 24C8> 5C7< 30B4< H_TMS 3B5< H_TRDY* 7B5> 4B1< H_TRST* 3B5< I2S0CK 12S0CK 39C8> 32D8< I2S0CK_R 39C8> 32D8< I2S1A 12S1A 39C7> 32D8< I2S1A_R 12S1A 39C7> 32D8< I2S1B 12S1B 39C8> 32D5< I2S1B_R 12S1B 39C8> 32D5< ICS_SEL_2 25B8< IDE_CSEL 31A2< IDE_IRO14_R 31B4< IDE_PDA<0> 31A7< IDE_PDA<2..0> 19D4> IDE_PDA<1> 31B7< IDE_PDA<2> 31A7< IDE_PDA_R<0> 31A5< IDE_PDA_R<1> 31B4< IDE_PDA_R<2> 31A4< IDE_PDCS1* 19D4> 31A7< IDE_PDCS1_R* 31A5< IDE_PDCS3* 19D4> 31A7< IDE_PDCS3_R* 31A4< IDE_PDD<15..0> 19D4< 31D7< IDE_PDDACK* 19D4> 31B7< IDE_PDDACK_R* 31B5< IDE_PDDREC 31B8> 19D4< IDE_PDDREC_R 31B5< IDE_PDIOR* 19D4> 31B7< IDE_PDIOR_R* 31B5< IDE_PDIOW* 19D4> 31B7< IDE_PDIOW_R* 31B5< IDE_PINTR 31B7> 19D4< IDE_PIORDY 31A8> 19D4< IDE_PRI_RST_R* 31B3< KBASTIN* 20C5< LAN_CK_25M 25B3> 29B6< LAN_CK_25M_L 25B5< LAN_CK_2_5M_RX 29C1> 19B7< LAN_CK_2_5M_RX_R 29C3< LAN_CK_2_5M_TX 29B1> 19B7< LAN_CK_2_5M_TX_R 29B3< LAN_CT 29B3> 30B8<	LAN_CT_R 30B7< LAN_MII_COL 29B1> 19B7< LAN_MII_CS 29B1> 19B7< LAN_MII_CS_R 29C3< LAN_MII_RX_DV 29C1> 19B7< LAN_MII_RX_DV_R 29C3< LAN_MII_RX_ER 29C1> 19B7< LAN_MII_RX_ER_R 29C3< LAN_MII_TX_EN 19B7> 29B1< LAN_RD_N 30C8> 29C3< LAN_RD_P 30C8> 29B3< LAN_TD_N 29B3> 30C8< LAN_TD_N_R 30D7< LAN_TD_P 29B3> 30D8< LAN_TD_P_R 30D8< LDT_RESET* 8A4> 20A4< LDT_RXD<B..0> 20A4> 8B5< LDT_RXD<B..0> 20A8> 8C5< LDT_RX_CK 20A7> 8B2< LDT_RX_CK* 20A4> 8B2< LDT_TXD<B..0> 8B4> 20B4< LDT_TXD<B..0> 8C5> 20B8< LDT_TX_CK 20A7> 8B2< LDT_TX_CK* 8B2> 20A4< LINE_OUT_LL 32D5> 33B8< LINE_OUT_LR 32D8> 33D8< LVLANT 35B3< LVLANT0 19C4> 35B4< LVLANT1 19C4> 35A4< L_AD<3..0> 19A4< 19D7< 21C5< 39D7< L_FRAME* 19D7> 39D7< 19A4> 21C5< L_SERIRQ 19A1> 19D8< MCPX_TCK0 21B5> 20C5< MCPX_TCK1 21B5> 20C5< MCPX_TDE0 21C5> 20C5< MCPX_TDE1 21C5> 20C5< MCPX_TDI0 21C5> 20C5< MCPX_TDI1 21C5> 20C5< MCPX_TMS0 21C5> 20C5< MCPX_TMS1 21C5> 20C5< MCPX_TRST0 21B5> 20C5< MCPX_TRST1 21B5> 20C5< MCP_3P3_DELAY 19A7< MCP_VDD_PLL 19A5> 19B4< MII_MDC 19B8> 29C7< MII_MDIO 19B7< 29C8< MII_RXD<3..0> 29C8> 19B7< MII_TXD<3..0> 19B7> 19D2> 29C7< M_AB_CKE 11A4> 12A4< M_A_ADDR<13..0> 7D4> 11D7< M_A_CS* 7C4> 11B7< M_A_CLK 7C4> 11A3< M_A_CLK* 7C1> 11A3< M_A_CS* <lt;1..0> 11b7<<br="" 7c5>=""></lt;1..0>> M_A_DATA<31..0> 7D1< 15D6< 15D8< M_A_DATA_R<31..0> 11D7< 15D4> 15D5< M_A_DOM<3..0> 7D4> 15B6< M_A_DOM_R<3..0> 15B4> 11C7< M_A_DOS 7C4> 15B3< M_A_DOS_R 11A4> 15C3< M_A_RAS* 7C4> 11B7< M_A_WE* 7C4> 11B7< M_B_ADDR<13..0> 7B4> 12D7< M_B_CS* 7A4> 12B7< M_B_CLK 7A4> 12A4< M_B_CLK* 7A1> 12A4< M_B_CS* <lt;1..0> 12b8<<br="" 7a5>=""></lt;1..0>> M_B_DATA<31..0> 7B1< 15C6< 15D3< M_B_DATA_R<31..0> 12D7< 15C4> 15D1< M_B_DOM<3..0> 7B4> 15A6< M_B_DOM_R<3..0> 15A4> 12C7< M_B_DOS 7A4> 15A3< M_B_DOS_R 12A4> 15A3< M_B_RAS* 7A4> 12B7< M_B_WE* 7A4> 12B7< M_CD_CKE 13A4> 14A4< M_C_ADDR<13..0> 8D8> 13D7<	M_C_CS* 8C7> 13B7< M_C_CLK 8C7> 13A4< M_C_CLK* 8B5> 13A4< M_C_CS* <lt;1..0> 13b7<<br="" 8c8>=""></lt;1..0>> M_C_DATA<31..0> 8D5< 15D6< 15D8< M_C_DATA_R<31..0> 13D7< 15D4> 15D5< M_C_DOM<3..0> 8C8> 15B6< M_C_DOM_R<3..0> 15B4> 13C7< M_C_DOS 8C7< 15B4< M_C_DOS_R 13A4< 15B4< M_C_RAS* 8C7> 13B7< M_C_WE* 8C7> 13B7< M_D_ADDR<13..0> 8B8> 14D7< M_D_CS* 8A7> 14B7< M_D_CLK 8A7> 14A3< M_D_CLK* 8A5> 14A3< M_D_CS* <lt;1..0> 14b8<<br="" 8a8>=""></lt;1..0>> M_D_DATA<31..0> 8B4< 15C5< 15D3< M_D_DATA_R<31..0> 14D7< 15C4> 15D1< M_D_DOM<3..0> 8A8> M_D_DOM<31..0> 15A6< M_D_DOM_R<3..0> 15A4> 14C7< M_D_DOS 8A7< 15A4< M_D_DOS_R 14A4< 15A4< M_D_RAS* 8A7> 14B7< M_D_WE* 8A7> 14B7< M_VREF_0 11A3> 11B7< 12A7< M_VREF_1 13A4> 13B6< 14A7< NB_CK_13P5M 25B3> 7B5< NB_CK_13P5M_R 25B5< NV2A_3P3_DELAY 8A2< NV2A_INTA* 8B2> 20C3< NV2A_TEST 8B2< NV2A_VREF_0 7C2< NV2A_VREF_1 8C5< OUTPUT_CLAMP_L 32C1> 33A1< OUTPUT_CLAMP_R 32C3> 33D1< P0AC 29C3> 30B8< P0AC_R 30B7< P1CL 29C3> 30A8< P2LI 29C3> 30A8< P2LI_R 30A7< P3TD 29C3> 30A8< P4RD 29C3> 30A8< PCI_CLK 20C4> 20B7< PCI_CLK_AB20 20B7< PCI_CLK_FB 20D5< PCI_CLK_HDR 20B5> 19A4< PCI_CLK_XYC 20B5> 39D8< PCI_FRAME 20A1> 21D5< PCI_PULLUP 19A3> 20A1< PCI_RESET* 21A5> 8B1< 11A7< 13A7< 19A5< 29B5< 31B5> 39D7< PCI_RESET_B* 20C3> 21A8< PICD0 4B7< PICD1 4B8< PLLVD 8A2< PLL_C2B 39A5< PLL_DELAY* 39A4> 8A4< 19A8< PLL_ENABLE 39D4> 27D4> 39A7< PLL_G2 39A5< POWER_SW 19A1> 39B3> 39C4< POWER_SW_R 39B6< POWOK 27C5> 39D4< POWON 39D4> 27C8> 35D4< RED_LED 39C4> 39B8< RED_LED2_R 39A7< RED_LED_B 39B7< RED_LED_C 39A8< RED_LED_R 39B7< REGOUT 39D4> 39A3< RGB_B 35C7< RGB_C 35B3< RGB_SELECT 35C5< RGB_SELECT* 19C4> 35C8< R0M_D<7..0> 20C7< 20C8< 20D8< RSET_NV2A* 8A4<				
C	100_BIAS 29D2> 29B3< AUD_SV_ANALOG 3204> 29B4< 32D5< 33B8< 33D8< AUD_BCLK 39B7> 19C8< AUD_BCLK_R 19C7< AUD_CLK_24M 25C3> 39D8< AUD_CLK_24M_L 24D5> 25C7< AUD_CLAMP 39B7> 32C5< AUD_LL1NEOUT_L 33C1> 35D6< AUD_LL1NEOUT_R 33C1> 35D6< AUD_RST* 19C7> 39B7< AUD_SDO 19C8> 39B8< AUD_SYNC 19C7> 39B7< BGR2_BREQ0_C6 4B4< CK_H_133M_CPU 7B5> 4A7< CK_H_133M_CPU_BUF 4A5> 4B8< CK_H_133M_CPU_L 4B6< CK_H_133M_FB 7B5< CK_H_133M_FB_R 7B5< CK_H_PICCLK 7B5< CK_H_PICCLK_R 7B4> 4B5< CLK_XTAL_X1 24D8< CLK_XTAL_X2 24D8< CNFG_SEL0 21C8> 19B4< CNFG_SEL1 21C8> 19B4< CNFG_SEL2 21C8> 19C4< CSYNC 8B2> 37D8< CSYNC_1 37D5> 37D4< CSYNC_2 37D5> 37D5< CSYNC_3 37D5> 37B5< CSYNC_4 37D5> 37B5< CT0B 35B2< D1_MINUS 24A8> 24C5< D1_PLUS 24C5> 24A8< DACA_OUT_B 24C3> DACA_Y 34C1> 35C5< DACB_C_F 24C3> 34C3< DACB_C 34C1> 35C5< DACB_C_F 24C3> 34C3< DACB_OUT_B 24C3< DACC_OUT_B 24C3> DACC_SCART 34B1> 35C5< DACC_SCART_F 24C3> 34B3< DACD_CVBS 34A1> 35C5< DACD_CVBS_F 24C3> 34A3< DACD_OUT_B 24C3> DAC_CLEAN_VCC3 24A4< DBG_RXD 35B7> 39C7< DBG_RXD_R 35D3> 35B5< DBG_TXD 39C7> 35D4< DCOUT 35D5< DEBUB 35A7> 39D8< DEBUB_R 35D3> 35A5< DUDEJECT 39C2> 38D1< DVO_CLK0 24D1> 8C2< DVO_CLK0_R 24C3> DVO_CLK_IN 34C4> 24C3< DVO_CLK_IN_R 8C2> 34C7< DVO_D<1..0> 8C1> 34B8< DVO_D<R<1..0> 9D74> 34B5> 24D2< DVO_FIELD 24C2> 8B2< 19C2< DVO_FIELD_3P3 19B5< DVO_FIELD_R 24C3> DVO_HSYNC 8C2> 34B6< DVO_HSYNC_R* 34B4> 24C3< DVO_VSYNC 8C2> 34B6< DVO_VSYNC_R* 34B4> 24C3< EJECT_SW 39B3> 39C4< EJECT_SW_R 39A6< ETOGND 35A3< FRANBK 39C8> 39C7< FRANOUT 39C7> 39C8< GREEN_LED 39C4> 39A7< GREEN_LED2_R 39A6< GREEN_LED_B 39A5<	GREEN_LED_C 39A4< GREEN_LED_R 39A6< HD_R_PDD<15..0> 31C3 H_Ark<31..0> 304> 7D5< H_A20M 20D5> 3B3< H_A20M_R* 3B5< H_ADS* 4C1> 7C5< H_BNR* 4B5> 7C5< H_BPRI* 7C5> 4B5< H_CPU_RST* 7C5> 20D4< H_CPU_RST_R* 7C4> 4C7< H_D<63..0> 308> 7D8< H_DBSY* 4B1> 7C5< H_DEFER* 7C5> 4B1< H_DRDY* 4B1> 7C5< H_FER* 3B3> 20D5< H_HIT* 4B1> 7C5< H_HITM* 4B1> 7B5< H_IGNNE* 20D5> 9B3< H_INIT* 4C5< H_INTR 20D5> 4B7< H_INTR_R 4B5< H_LOCK* 4B5> 7B5< H_NMI 20D5> 4B7< H_NMI_R 4B5< H_PREQ* 3B5< H_REQ<4..0> 4B5> 7B8< H_RS<2..0> 7B5> 4B1< H_SMI* 4A1> 4B6< H_SMI_R* 20D4> 4A3< H_TCK 3B5< H_TDI 3B5< H_THERMN 5C7> 24B8> 30B4< H_THERMP 24C8> 5C7< 30B4< H_TMS 3B5< H_TRDY* 7B5> 4B1< H_TRST* 3B5< I2S0CK 12S0CK 39C8> 32D8< I2S0CK_R 39C8> 32D8< I2S1A 12S1A 39C7> 32D8< I2S1A_R 12S1A 39C7> 32D8< I2S1B 12S1B 39C8> 32D5< I2S1B_R 12S1B 39C8> 32D5< ICS_SEL_2 25B8< IDE_CSEL 31A2< IDE_IRO14_R 31B4< IDE_PDA<0> 31A7< IDE_PDA<2..0> 19D4> IDE_PDA<1> 31B7< IDE_PDA<2> 31A7< IDE_PDA_R<0> 31A5< IDE_PDA_R<1> 31B4< IDE_PDA_R<2> 31A4< IDE_PDCS1* 19D4> 31A7< IDE_PDCS1_R* 31A5< IDE_PDCS3* 19D4> 31A7< IDE_PDCS3_R* 31A4< IDE_PDD<15..0> 19D4< 31D7< IDE_PDDACK* 19D4> 31B7< IDE_PDDACK_R* 31B5< IDE_PDDREC 31B8> 19D4< IDE_PDDREC_R 31B5< IDE_PDIOR* 19D4> 31B7< IDE_PDIOR_R* 31B5< IDE_PDIOW* 19D4> 31B7< IDE_PDIOW_R* 31B5< IDE_PINTR 31B7> 19D4< IDE_PIORDY 31A8> 19D4< IDE_PRI_RST_R* 31B3< KBASTIN* 20C5< LAN_CK_25M 25B3> 29B6< LAN_CK_25M_L 25B5< LAN_CK_2_5M_RX 29C1> 19B7< LAN_CK_2_5M_RX_R 29C3< LAN_CK_2_5M_TX 29B1> 19B7< LAN_CK_2_5M_TX_R 29B3< LAN_CT 29B3> 30B8<	LAN_CT_R 30B7< LAN_MII_COL 29B1> 19B7< LAN_MII_CS 29B1> 19B7< LAN_MII_CS_R 29C3< LAN_MII_RX_DV 29C1> 19B7< LAN_MII_RX_DV_R 29C3< LAN_MII_RX_ER 29C1> 19B7< LAN_MII_RX_ER_R 29C3< LAN_MII_TX_EN 19B7> 29B1< LAN_RD_N 30C8> 29C3< LAN_RD_P 30C8> 29B3< LAN_TD_N 29B3> 30C8< LAN_TD_N_R 30D7< LAN_TD_P 29B3> 30D8< LAN_TD_P_R 30D8< LDT_RESET* 8A4> 20A4< LDT_RXD<B..0> 20A4> 8B5< LDT_RXD<B..0> 20A8> 8C5< LDT_RX_CK 20A7> 8B2< LDT_RX_CK* 20A4> 8B2< LDT_TXD<B..0> 8B4> 20B4< LDT_TXD<B..0> 8C5> 20B8< LDT_TX_CK 20A7> 8B2< LDT_TX_CK* 8B2> 20A4< LINE_OUT_LL 32D5> 33B8< LINE_OUT_LR 32D8> 33D8< LVLANT 35B3< LVLANT0 19C4> 35B4< LVLANT1 19C4> 35A4< L_AD<3..0> 19A4< 19D7< 21C5< 39D7< L_FRAME* 19D7> 39D7< 19A4> 21C5< L_SERIRQ 19A1> 19D8< MCPX_TCK0 21B5> 20C5< MCPX_TCK1 21B5> 20C5< MCPX_TDE0 21C5> 20C5< MCPX_TDE1 21C5> 20C5< MCPX_TDI0 21C5> 20C5< MCPX_TDI1 21C5> 20C5< MCPX_TMS0 21C5> 20C5< MCPX_TMS1 21C5> 20C5< MCPX_TRST0 21B5> 20C5< MCPX_TRST1 21B5> 20C5< MCP_3P3_DELAY 19A7< MCP_VDD_PLL 19A5> 19B4< MII_MDC 19B8> 29C7< MII_MDIO 19B7< 29C8< MII_RXD<3..0> 29C8> 19B7< MII_TXD<3..0> 19B7> 19D2> 29C7< M_AB_CKE 11A4> 12A4< M_A_ADDR<13..0> 7D4> 11D7< M_A_CS* 7C4> 11B7< M_A_CLK 7C4> 11A3< M_A_CLK* 7C1> 11A3< M_A_CS* <lt;1..0> 11b7<<br="" 7c5>=""></lt;1..0>> M_A_DATA<31..0> 7D1< 15D6< 15D8< M_A_DATA_R<31..0> 11D7< 15D4> 15D5< M_A_DOM<3..0> 7D4> 15B6< M_A_DOM_R<3..0> 15B4> 11C7< M_A_DOS 7C4> 15B3< M_A_DOS_R 11A4> 15C3< M_A_RAS* 7C4> 11B7< M_A_WE* 7C4> 11B7< M_B_ADDR<13..0> 7B4> 12D7< M_B_CS* 7A4> 12B7< M_B_CLK 7A4> 12A4< M_B_CLK* 7A1> 12A4< M_B_CS* <lt;1..0> 12b8<<br="" 7a5>=""></lt;1..0>> M_B_DATA<31..0> 7B1< 15C6< 15D3< M_B_DATA_R<31..0> 12D7< 15C4> 15D1< M_B_DOM<3..0> 7B4> 15A6< M_B_DOM_R<3..0> 15A4> 12C7< M_B_DOS 7A4> 15A3< M_B_DOS_R 12A4> 15A3< M_B_RAS* 7A4> 12B7< M_B_WE* 7A4> 12B7< M_CD_CKE 13A4> 14A4< M_C_ADDR<13..0> 8D8> 13D7<	M_C_CS* 8C7> 13B7< M_C_CLK 8C7> 13A4< M_C_CLK* 8B5> 13A4< M_C_CS* <lt;1..0> 13b7<<br="" 8c8>=""></lt;1..0>> M_C_DATA<31..0> 8D5< 15D6< 15D8< M_C_DATA_R<31..0> 13D7< 15D4> 15D5< M_C_DOM<3..0> 8C8> 15B6< M_C_DOM_R<3..0> 15B4> 13C7< M_C_DOS 8C7< 15B4< M_C_DOS_R 13A4< 15B4< M_C_RAS* 8C7> 13B7< M_C_WE* 8C7> 13B7< M_D_ADDR<13..0> 8B8> 14D7< M_D_CS* 8A7> 14B7< M_D_CLK 8A7> 14A3< M_D_CLK* 8A5> 14A3< M_D_CS* <lt;1..0> 14b8<<br="" 8a8>=""></lt;1..0>> M_D_DATA<31..0> 8B4< 15C5< 15D3< M_D_DATA_R<31..0> 14D7< 15C4> 15D1< M_D_DOM<3..0> 8A8> M_D_DOM<31..0> 15A6< M_D_DOM_R<3..0> 15A4> 14C7< M_D_DOS 8A7< 15A4< M_D_DOS_R 14A4< 15A4< M_D_RAS* 8A7> 14B7< M_D_WE* 8A7> 14B7< M_VREF_0 11A3> 11B7< 12A7< M_VREF_1 13A4> 13B6< 14A7< NB_CK_13P5M 25B3> 7B5< NB_CK_13P5M_R 25B5< NV2A_3P3_DELAY 8A2< NV2A_INTA* 8B2> 20C3< NV2A_TEST 8B2< NV2A_VREF_0 7C2< NV2A_VREF_1 8C5< OUTPUT_CLAMP_L 32C1> 33A1< OUTPUT_CLAMP_R 32C3> 33D1< P0AC 29C3> 30B8< P0AC_R 30B7< P1CL 29C3> 30A8< P2LI 29C3> 30A8< P2LI_R 30A7< P3TD 29C3> 30A8< P4RD 29C3> 30A8< PCI_CLK 20C4> 20B7< PCI_CLK_AB20 20B7< PCI_CLK_FB 20D5< PCI_CLK_HDR 20B5> 19A4< PCI_CLK_XYC 20B5> 39D8< PCI_FRAME 20A1> 21D5< PCI_PULLUP 19A3> 20A1< PCI_RESET* 21A5> 8B1< 11A7< 13A7< 19A5< 29B5< 31B5> 39D7< PCI_RESET_B* 20C3> 21A8< PICD0 4B7< PICD1 4B8< PLLVD 8A2< PLL_C2B 39A5< PLL_DELAY* 39A4> 8A4< 19A8< PLL_ENABLE 39D4> 27D4> 39A7< PLL_G2 39A5< POWER_SW 19A1> 39B3> 39C4< POWER_SW_R 39B6< POWOK 27C5> 39D4< POWON 39D4> 27C8> 35D4< RED_LED 39C4> 39B8< RED_LED2_R 39A7< RED_LED_B 39B7< RED_LED_C 39A8< RED_LED_R 39B7< REGOUT 39D4> 39A3< RGB_B 35C7< RGB_C 35B3< RGB_SELECT 35C5< RGB_SELECT* 19C4> 35C8< R0M_D<7..0> 20C7< 20C8< 20D8< RSET_NV2A* 8A4<				
B	100_BIAS 29D2> 29B3< AUD_SV_ANALOG 3204> 29B4< 32D5< 33B8< 33D8< AUD_BCLK 39B7> 19C8< AUD_BCLK_R 19C7< AUD_CLK_24M 25C3> 39							

	8	7	6	5	4	3	2	1	
D	<pre> RTC_DUMP 39C4< 40C2< RTC_XI 19B2< 19B4< RTC_X0 19B2< 19B4< SB_CK_13P5M 25D3< 19B2< SB_CK_13P5M_IC5 25D3< 25C7< SB_CK_13P5M_LR 24D6< 25D7< SCAN_EN 39C5< SMB_SCL 19A4< 19B2< 24B7< 30D3< 39C1< 30B2< SMB_SDA 19A1< 19B2< 24B7< 30B1< 30D1< 39C1< SMC_CK_10M 24D6< SMI* 39C3< 19C4< SPDIF 19B3< 35C8< SPDIF_R 35D6< SPWR2_STRAP 19B5< STATUS 35A1< 35C6< SYSRESET* 39C2< 4C7< 20D4< SYSRESET_R* 4C6< TEST<0> 39C5< TEST<1> 39C6< TP_BGA2_A4 3C5< TP_BGA2_A5 3C5< TP_BGA2_AA1 4C3< TP_BGA2_AA17 5C7< TP_BGA2_AA21 3B5< TP_BGA2_AB1 4C3< TP_BGA2_AB19 5B7< TP_BGA2_AC17 5B7< TP_BGA2_AD9 3B5< TP_BGA2_AD20 5C7< TP_BGA2_B4 3C5< TP_BGA2_C5 3C5< TP_BGA2_E6 3C5< TP_BGA2_G4 5C7< TP_BGA2_H4 5C7< TP_BGA2_P20 4B3< TP_BGA2_P21 4B3< TP_BGA2_R2 5B7< TP_BGA2_R21 4B3< TP_BGA2_T21 4B3< TP_BGA2_U19 4B3< TP_BGA2_U21 4B3< TP_BGA2_V18 4B3< TP_BGA2_V20 4B3< TP_BGA2_V21 3C5< TP_BGA2_W2 4C3< TP_BGA2_W19 3B5< TP_BGA2_W21 3B5< TP_BGA2_Y1 4B3< TP_BGA2_Y2 4C3< TP_BGA2_Y21 3B5< TP_BUF24M 20A3< TP_CPURSV0 7B6< TP_CPURSV1 7B6< TP_DEBUG_GPI015 19C4< TP_INIT* 20D5< TP_MCPX_AA19 20D7< TP_MCPX_AB17 20D7< TP_MCPX_H21 19C4< TP_MCPX_TD00 20C5< TP_MCPX_TD01 20C5< TP_MCPX_Y2 19B5< TP_MCPX_Y19 20D7< TP_MCPX_Y20 20D7< TP_PRIIDE_32 31A2< TP_PRIIDE_34 31A2< TP_PRIIDE_39 31A3< TP_ROM_A<1B..0> 20D7< TP_ROM_CE* 20C7< TP_ROM_OE* 20C7< TP_ROM_WE* 20C7< TRAY_STATE0 3B3< 39C4< TRAY_STATE1 3B3< 39C1< 39C4< TRAY_STATE2 3B3< 39C4< USBPHR_1 37D4< USBPHR_2 37C4< </pre>		<pre> USBPHR_3 37C5< USBPHR_4 37B5< USB_1 19D7< 37D1< 37C7< USB_1* 19D7< 37D1< 37B7< USB_1FB 37D3< USB_1FB* 37D3< USB_1LR 37D2< USB_1R* 37D2< USB_2 19D7< 37C1< 37A7< USB_2* 19D7< 37C1< 37A7< USB_2FB 37C3< USB_2FB* 37C3< USB_2R 37C2< USB_2R* 37C2< USB_3 19D7< 37B1< 37A6< USB_3* 19D7< 37B1< 37A5< USB_3FB 37B3< USB_3FB* 37B3< USB_3R 37B2< USB_3R* 37B2< USB_4 19C7< 37A1< 37A4< USB_4* 19C7< 37A1< 37A3< USB_4FB 37A3< USB_4FB* 37A3< USB_4R 37A2< USB_4R* 37A2< USB_5 19C7< 21A1< USB_5* 19C7< 21B1< USB_UREF 19C7< VAGPGATE 22B5< 23B8< VMODE0 35C1< 39C4< VMODE0_R 35C2< VMODE1 35C1< 39C4< VMODE1_R 35C2< VMODE2 35C1< 39C4< VMODE2_R 35C2< VREG_IP5_GATE 22B8< 25D8< VREG_2P5_GATE 22B8< 25B8< VREG_GD 22B4< 24D6< 39D4< VREG_SS_ON 39D4< VSBDET 39B2< 39D4< V_1P3 23A1< 8B2< 10B8< 10D8< 20A7< 20C1< 23D5< 34B5< 39B7< V_1P5_UTT 26C1< 3B1< 3C3< 4D8< 5B6< 5D1< 5D4< 5D8< 6D4< 7A5< 7C5< 10D2< 20B1< 20C4< 22A5< V_1P8 24A1< 24A3< 24B6< 25A8< V_2P5 25B2< 5B7< 7A4< 7A4< 7B4< 7C2< 7C4< 8A7< 8C7< 8D4< 10D5< 11A6< 11B2< 11B7< 12A7< 13A5< 13B2< 13B7< 14A7< 17B2< 17B6< 17B6< 17D3< 17D6< 17D8< 18C5< 18D1< 18D2< 18D6< 18D7< 22A5< V_3P3_STBY 39A1< 22B4< 25C1< 27D3< 32C5< 34D3< 35A8< 35A8< 35D4< 39A8< 39B3< 39B7< 39B7< 39B8< 39C2< 39C8< V_3P3_STBY_R 39B4< 39A8< V_SP0_FILTERED 22D3< V_BAT_CAP 39C7< 40D8< V_BAT_RTC 39C7< 19B4< 40C2< V_CLKREF 5A5< 5D8< V_CPUCORE 25C1< 5C4< 6D6< 6D8< 23B4< 23D8< 25D8< V_CPUCORE_LL 22C4< V_DV0_FB 34D5< 8C1< 9C8< 34C5< 34D6< V_DV0_REF 8B2< V_GTLREF 5B4< 5B5< 5D8< V_GTLREF_1P0 7A4< 7B5< V_GTLREF_MCP 20B3< 20D4< V_LAN_3P3V 29A2< 29C8< 29D1< 30B7< V_LLD_2P5 39B3< 39A7< V_PLD_STBY 34D5< 24A6< 24A6< 24B3< 24D6< 25A5< 25A8< 30A3< 30B2< XCAL_CSINC_OUT 24C3< XCAL_GPI0<0> 24C6< XCAL_GPI0<1> 24C6< XCAL_GPI0<2> 24C6< </pre>		<pre> XCAL_GPI0<3> 24C6< XCAL_HSINC_OUT 24C3< XCAL_RESET* 39C7< 24C6< XCAL_RST* 24C6< 24B8< XCAL_VSINC_OUT 24C3< XSTART 39B6< XYC_RESET* 39C6< </pre>				
C									
B									
A									
	8	7	6	5	4	3	2	1	

	8	7	6	5	4	3	2	1
D	CST2 CAPN 18 CST3 CAPN 17 CST4 CAPN 18 CST7 CAPN 18 CST8 CAPN 17 CST9 CAPN 18 CST10 CAPN 23 CST11 CAPN 10 CSU1 CAPN 17 CSU2 CAPN 17 CSU3 CAPN 18 C6A1 CAP_P 33 C6A2 CAPN 33 C6A3 CAP_P 33 C6A4 CAPN 33 C6A5 CAPN 33 C6A6 CAPN 33 C6A7 CAPN 33 C6A8 CAPN 33 C6A9 CAPN 33 C6A10 CAPN 32 C6A11 CAPN 28 C6A12 CAPN 28 C6B1 CAPN 17 C6B2 CAPN 17 C6B3 CAPN 17 C6B4 CAPN 17 C6B5 CAPN 17 C6B7 CAPN 18 C6C01 CAP_P 17 C6C1 CAP_P 17 C6C2 CAPN 17 C6C3 CAPN 18 C6C4 CAPN 18 C6C5 CAPN 17 C6C6 CAPN 18 C6C7 CAPN 17 C6C9 CAPN 18 C6C10 CAPN 18 C6C11 CAPN 11 C6D1 CAPN 18 C6D2 CAPN 18 C6D3 CAPN 18 C6D5 CAPN 18 C6D7 CAPN 11 C6E1 CAPN 19 C6E2 CAPN 19 C6E3 CAPN 19 C6E4 CAPN 28 C6F1 CAPN 27 C6F2 CAPN 28 C6F3 CAPN 20 C6F4 CAPN 40 C6G1 CAPN 27 C6G2 CAP_P 26 C6G3 CAP_P 28 C6G4 CAPN 27 C6G5 CAPN 28 C6M1 CAPN 32 C6M3 CAPN 32 C6M4 CAPN 32 C6N1 CAPN 18 C6N2 CAPN 18 C6N3 CAPN 11 C6N4 CAPN 18 C6N5 CAPN 18 C6N7 CAPN 25 C6N8 CAPN 25 C6P1 CAPN 17 C6P2 CAPN 18 C6P3 CAPN 17 C6P6 CAPN 18 C6P8 CAPN 12 C6P9 CAPN 18 C6P10 CAPN 39 C6R1 CAPN 17 C6R2 CAPN 17	C5R3 CAPN 18 C5R4 CAPN 17 C5R5 CAPN 20 C5R6 CAPN 18 C5R7 CAPN 17 C5R8 CAPN 17 C5R9 CAPN 10 C5R10 CAPN 17 C5R13 CAPN 7 C5T1 CAPN 10 C5T2 CAPN 40 C5T3 CAPN 20 C5T4 CAPN 28 C5T5 CAPN 10 C5T6 CAPN 10 C5T7 CAPN 18 C5T8 CAPN 19 C5U1 CAPN 35 C5U1 CAPN 37 C7A1 CAPN 32 C7A2 CAP_P 28 C7A3 CAPN 29 C7A4 CAPN 30 C7A5 CAPN 30 C7A6 CAPN 29 C7B1 CAPN 99 C7B3 CAPN 28 C7B4 CAPN 28 C7B5 CAP_P 29 C7B6 CAPN 39 C7B7 CAPN 29 C7B8 CAPN 29 C7B9 CAPN 29 C7B10 CAPN 25 C7B11 CAPN 25 C7B12 CAPN 25 C7C1 CAPN 39 C7C2 CAPN 39 C7C3 CAPN 27 C7C4 CAPN 36 C7C5 CAPN 39 C7C6 CAPN 39 C7C7 CAPN 39 C7D1 CAPN 28 C7D2 CAPN 28 C7E1 CAPN 28 C7F1 CAP_P 23 C7F4 CAPN 19 C7G1 CAPN 28 C7G2 CAPN 27 C7G3 CAP_P 37 C7G4 CAPN 37 C7G5 CAPN 37 C7G6 CAPN 37 C7G7 CAPN 37 C7G8 CAPN 37 C7G9 CAPN 37 C7G10 CAPN 37 C7G11 CAP_P 37 C7H1 CAPN 32 C7H2 CAPN 28 C7N1 CAPN 38 C7N2 CAPN 39 C7N3 CAPN 25 C7N4 CAPN 25 C7N5 CAPN 25 C7P1 CAPN 39 C7P2 CAPN 39 C7P3 CAPN 39 C7P4 CAPN 39 C7P5 CAPN 39 C7P6 CAPN 39 C7P7 CAPN 39 C7R1 CAPN 28 C7R2 CAPN 28 C7R3 CAPN 20 C7R4 CAPN 27	C7R5 CAPN 28 C7T1 CAPN 19 C7T2 CAPN 23 C7T3 CAPN 20 C8A2 CAPN 38 C8A3 CAPN 28 C8A4 CAPN 28 C8A5 CAPN 38 C8B1 CAPN 29 C8B2 CAPN 29 C8B3 CAPN 29 C8B4 CAPN 29 C8C1 CAP_P 40 C8C2 CAPN 28 C8C4 CAPN 31 C8C5 CAPN 31 C8E1 CAPN 27 C8E2 CAPN 28 C8E3 CAP_P 28 C8E5 CAPN 28 C8F5 CAP_P 23 C8G1 CAP_P 28 C8M1 CAPN 30 C8N1 CAPN 29 CR4A1 DIOSOT235 34 CR4A2 DIOSOT235 34 CR4A3 DIOSOT235 34 CR4A4 DIOSOT235 34 CR5A1 DIOSOT235 35 CR5A2 DIOSOT235 35 CR5A3 DIOSOT235 35 CR6C1 MBT3904DUAL 11 CR6G1 DIOSOT235 37 CR6U1 DIOSOT235 37 CR6U2 DIOSOT235 37 CR6U3 DIOSOT235 37 CR6U4 DIOSOT235 37 CR6V1 DIOSOT235 37 CR7G1 DIOSOT235 37 CR7G2 DIOSOT235 37 CR7U1 DIOSOT235 37 DB1R1 DBPAD 22 DB3B3 DBPAD 26 DB3N1 DBPAD 30 DB3N2 DBPAD 30 DB3T1 DBPAD 8 DB4B1 DBPAD 8 DB4M1 DBPAD 24 DB4N1 DBPAD 24 DB4N2 DBPAD 24 DB4N3 DBPAD 24 DB4N4 DBPAD 24 DB5B1 DBPAD 24 DB5C1 DBPAD 7 DB5F1 DBPAD 26 DB5R1 DBPAD 23 DB5R2 DBPAD 7 DB5T1 DBPAD 8 DB6C1 DBPAD 39 DB6C2 DBPAD 39 DB6C3 DBPAD 39 DB6F1 DBPAD 48 DB6T1 DBPAD 25 DB7B1 DBPAD 39 DB7B2 DBPAD 39 DB7B3 DBPAD 39 DB7C1 DBPAD 39 DB7E1 DBPAD 23 DB7N1 DBPAD 39 DB7P1 DBPAD 39 DB7R1 DBPAD 25 FB3N1 FERR_BD 34 FB3P1 FERR_BD 8 FB4A1 FERR_BD 24 FB5A1 FERR_BD 33 FB5A2 FERR_BD 33 FB5N1 FERR_BD 34	FB5E1 FERRITE 19 FB7A1 FERRITE 32 FB7B1 FERRITE 29 J1G1 2X6HDR12 37 J2G1 2X5HDR18 38 J2G2 2X10PWR 27 J3A1 1X3HDR 38 J3B1 1X2HDR 24 J4A1 24P_AV_BEC.EMI 35 J7A1 RJ45_2LED_TABUP 30 J7D1 2X6HDR 19 J7G1 2X6HDR12 37 J8A1 2X7HDR14 38 J8C1 2X20HDR20 31 L1R1 INDUCTOR 5 L2F1 INDUCTOR 22 L2G1 INDUCTOR 22 L4A1 INDUCTOR 34 L4A2 INDUCTOR 34 L4A3 INDUCTOR 34 L4A4 INDUCTOR 34 L7A1 INDUCTOR 30 L7M1 INDUCTOR 30 LBBD1 LABEL 36 MTG1B1 STD_MTG_CORNER 36 MTG1E1 STD_MTG_EDGE 36 MTG1F1 STD_MTG_EDGE 36 MTG3A1 SLOT_X 38 MTG3G1 SLOT_X 38 MTG4E1 STD_MTG_HOLE 36 MTG6F1 STD_MTG_HOLE 36 MTG7C1 STD_MTG_HOLE 36 MTG8A1 STD_MTG_HOLE 36 MTG8C1 STD_MTG_HOLE 36 Q1N1 FET_VREG 26 Q1U1 FET_VREG 22 Q2F1 FET_VREG 22 Q2N1 TLV431 23 Q2N2 FET_VREG 23 Q2U1 PNP 38 Q3F1 NPN 19 Q3U1 PNP 38 Q4P1 FET 8 Q5A1 MBT3904DUAL 32 Q5F1 MBT3904DUAL 13 Q6A1 MBT3904DUAL 39 Q6A2 PNP 32 Q6B1 PNP 32 Q6F1 FET 19 Q7B1 PNP 35 Q7B2 DIOSOT235 39 Q7C1 NPN 39 Q7C2 PNP 39 Q7C3 PNP 27 Q7E1 MBT3904DUAL 35 Q7F1 FET 40 Q7G1 NPN 27 Q7G2 NPN 27 Q7N1 BCP54 38 Q7R1 MBT3904DUAL 21 Q8F2 NPN 27 R1C1 RESN 4 R1C2 RESN 4 R1C3 RESN 5 R1C4 RESN 4 R1C5 RESN 3 R1C6 RESN 3 R1C7 RESN 4 R1C8 RESN 4 R1C9 RESN 5 R1C10 RESN 4 R1C11 RESN 3 R1C12 RESN 4 R1C13 RESN 5 R1C14 RESN 4 R1C15 RESN 4 R1C16 RESN 4				
C								
B								
A								
							MICROSOFT CONFIDENTIAL	PROJECT NAME TUSCANY
							PAGE 44	REV 5.1

	8	7	6	5	4	3	2	1		
D	R7R4 RESN 21 R7R5 RESN 21 R7R6 RESN 20 R7R7 RESN 39 R7R8 RESN 8 R7T1 RESN 35 R7T2 RESN 35 R7T3 RESN 35 R7U1 RESN 21 R7U2 RESN 21 R7U3 RESN 21 R7U4 RESN 21 R7U5 RESN 40 R7V1 RESN 37 R7V2 RESN 37 R7V3 RESN 37 R7U4 RESN 37 R8A1 RESN 29 R8A2 RESN 29 R8B2 RESN 29 R8B3 RESN 19 R8B4 RESN 29 R8B5 RESN 31 R8C1 RESN 31 R8C2 RESN 31 R8C3 RESN 31 R8C4 RESN 31 R8D1 RESN 31 R8E1 RESN 23 R8F1 RESN 23 R8F4 RESN 27 R8F6 RESN 27 R8F7 RESN 27 R8F8 RESN 27 R8G1 RESN 27 R8G2 RESN 27 R8G3 RESN 27 R8N1 RESN 19 R8N2 RESN 31 R8R1 RESN 21 R8T1 RESN 23 R8T2 RESN 23 R8U1 RESN 23 RP1G1 RPAK4C_4R 37 RP3E1 RPAK4C_4R 15 16 RP3E2 RPAK4C_4R 16 RP3E3 RPAK4C_4R 16 RP3E4 RPAK4C_4R 15 16 RP3F1 RPAK4C_4R 16 RP4B1 RPAK4C_4R 34 RP4B2 RPAK4C_4R 34 RP4B3 RPAK4C_4R 34 RP4B4 RPAK4C_4R 34 RP4E1 RPAK4C_4R 16 RP4E2 RPAK4C_4R 15 16 RP4E3 RPAK4C_4R 16 RP4E4 RPAK4C_4R 16 RP4F1 RPAK4C_4R 16 RP5B1 RPAK4C_4R 15 RP5B2 RPAK4C_4R 15 RP5C1 RPAK4C_4R 15 RP5C2 RPAK4C_4R 15 RP5P1 RPAK4C_4R 15 RP5R1 RPAK4C_4R 15 RP5T1 RPAK4C_4R 15 16 RP5T2 RPAK4C_4R 16 RP5T3 RPAK4C_4R 16 RP5T4 RPAK4C_4R 15 16 RP5T5 RPAK4C_4R 16 RP5T6 RPAK4C_4R 15 16 RP5T7 RPAK4C_4R 16 RP5T8 RPAK4C_4R 16 RPSU1 RPAK4C_4R 16 RPSU2 RPAK4C_4R 16 RP6B1 RPAK4C_4R 15 RP6B2 RPAK4C_4R 15 RP6B3 RPAK4C_4R 15	RPEC1 RPAK4C_4R 15 RPEC2 RPAK4C_4R 15 RPEC3 RPAK4C_4R 15 RPEE1 RPAK4C_4R 31 RPEP1 RPAK4C_4R 15 RPEP2 RPAK4C_4R 15 RPEP3 RPAK4C_4R 15 RPEP4 RPAK4C_4R 15 RPER1 RPAK4C_4R 15 RPER2 RPAK4C_4R 15 RPER3 RPAK4C_4R 15 RPER4 RPAK4C_4R 15 RPGT1 RPAK4C_4R 31 RPGT2 RPAK4C_4R 31 RPGT3 RPAK4C_4R 31 RPF1 RPAK4C_4R 31 RPF2 RPAK4C_4R 31 RPTG1 RPAK4C_4R 37 RPTR1 RPAK4C_4R 20 RPTR2 RPAK4C_4R 20 RPTT1 RPAK4C_4R 31 RPBB1 RPAK4C_4R 29 RPBB2 RPAK4C_4R 29 RT1V1 THERMISTOR 37 RT3G1 THERMISTOR 37 RT3V1 THERMISTOR 37 RT3V2 THERMISTOR 37 RT5A1 THERMISTOR 35 RT6M1 THERMISTOR 35 U2C1 PBGA2_495 3 4 5 U2T1 FAN5059M 22 U3B1 ADM1032 30 U3R1 CY2305 4 U3T1 DDR_SDRAM4MX32 14 U4B1 XCALIBUR 24 U4C1 NV2B 7 B U4N1 FAN2558 24 U5F1 DDR_SDRAM4MX32 13 U5G1 FET_VREG 26 USN1 ICS413_02 25 U6A1 78M05 32 U6A2 TLC2272 33 U6A3 WMB726 32 U6D1 DDR_SDRAM4MX32 12 U6E1 MCPX_2 19 20 U6N1 DDR_SDRAM4MX32 11 U7C1 XYCLOPS 39 U7D1 AT24C02 30 U7F1 FET_VREG 23 U8B1 ICS1893HF 29 Y3B1 CRYSTAL 24 Y6F1 XTAL4P 19								
C										
B										
A										
	8	7	6	5	4	3	2	1		
							MICROSOFT CONFIDENTIAL	PROJECT NAME TUSCANY	PAGE 46	REV 5.1